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Abstract
Multicore processors often increase the performance of applications. How-
ever, with their deeper pipelining, they have proven increasingly di cult to
improve. In an attempt to deliver enhanced performance at lower power re-
quirements, semiconductor microprocessor manufacturers have progressively
utilised chip-multicore processors.
Existing research has utilised a very common technique known as thread-
level speculation. This technique attempts to compute results before the
actual result is known. However, thread-level speculation impacts operation
latency, circuit timing, confounds data cache behaviour and code generation
in the compiler.
We describe an software framework codenamed Lyuba that handles low-
level data hazards and automatically recovers the application from data haz-
ards without programmer and speculation intervention for an asymmetric
chip-multicore processor.
The problem of determining correct execution of multiple threads when
data hazards occur on conventional symmetrical chip-multicore processors is
a significant and on-going challenge. However, there has been very little focus
on the use of asymmetrical (heterogeneous) processors with applications that
have complex data dependencies.
The purpose of this thesis is to: (i) define the development of a software
framework for an asymmetric (heterogeneous) chip-multicore processor; (ii)
present an optimal software control of hardware for distributed processing
and recovery from violations; (iii) provides performance results of five appli-
cations using three datasets. Applications with a small dataset showed an
improvement of 17% and a larger dataset showed an improvement of 16%
giving overall 11% improvement in performance.
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Chapter 1
Introduction
1.1 Background
Complementary metal oxide semiconductor (CMOS) dies continue to shrink
in dimensions simultaneously; traditional microarchitectural processors de-
livering limited performance increases with deeper pipelining have become
increasingly expensive, despite their diminished performance improvements.
This is partly due to increased power consumption, that limited the use of
uniprocessors and led to the use of semiconductors chip-multicore processors
(CMPs) to deliver increased performance at lower power requirements.
Single CMPs are now commonplace in most modern desktop comput-
ers, supercomputers, workstations and games consoles [Akkary et al., 2008].
Chip-multicore processors developed by major processor manufacturers in-
clude the Intel© Xeon™ , AMD FX© , Sun SPARC© and IBM Cell Broad-
band Engine©.
Improving workload throughput is relatively straightforward using CMPs
because modern workloads tend to have a large degree of concurrency. CMP
architectures provide multiple threads of execution, allow non-stalled threads
to continue execution and determine independent memory access. The latter
are serviced independently of stalled threads, whilst simultaneously, improv-
1
ing the use of limited resources and the o -chip bandwidth.
Refining the performance of a sequential program is predominantly achieved
by extracting parallelism via threads.
Extracting parallelism from a sequential code stream can be accomplished
by many existing mechanisms such as instruction-level parallelism (ILP),
process-level parallelism (PLP), data-level parallelism (DLP) and thread-
level parallelism (TLP). TLP can optimise the workloads through time-slicing
scheduling.
Multitasking operating systems (OS) can further assist parallelism us-
ing the OS scheduler. The scheduler is able to use algorithms such as PLP
which extracts parallelism from workloads. The PLP is able to parse high-
level workloads (referred to as process) and inherently executes separate and
possibly unrelated instructions (contained in a process) on hardware with
multiple processing cores. This process is able to reduce the processing la-
tency while e ectively utilising available microprocessor computing resources.
This approach is quite su cient for workloads that do not exhibit complex
interdependencies.
However, as hardware increases in complexity, it has now become possible
to extract fine grain parallelism such as ILP. ILP performs low-level paral-
lelism, whereby the processor is simultaneously loading, decoding, executing
and writing back the instruction. This process is typically referred as pipelin-
ing. ILP implicitly exploits parallel operations, such as loops or straight-line
code segments. This complex procedure is implemented in hardware and in-
tentionally hidden from the programmer. However, ILP has been exploited
to its fullest extent, and attempting to extract further ILP would result in
overly complex designs [Rul et al., 2007].
Threads are typically small sequences of programmed instructions that
are executed either independently or collectively. When threads begin to ex-
hibit dependencies (including complex synchronisation and communication
issues) with upon other, the complexity of the program also changes. Manag-
2
ing this complexity has led to a considerable volume of research (see Chapter
3) that considers software1 and hardware. In particular, hardware solutions
include the use of conventional symmetrical CMPs and symmetrical multi-
core processors (SMPs) [Hammond et al., 2000]. Such processors contain
multiple processing cores that are based on a single silicon chip.2
In a conventional multicore processor, the processing elements are gener-
ally identical to one another and each core is e ciently designed to execute
sequential binary. When sequential binaries contain threads that share data,
the processor su ers locks and latency issues: before a thread is executed
on a core, the processor must set up the core’s registers, load the data and
instructions and execute the thread’s program. If a thread’s instruction ex-
hibits a dependency, the core is triggered to stop its current execution, store
the current context (context image), handle the interrupt and finally re-
store the previous context; this process is called context switching. Context
switching imposes latency and reduces the overall performance of the com-
putation [David et al., 2007]. Latency is reduced if dependent threads are
within the same stack space.
Major CMP manufacturers impose a restrictive design, whereby the cores
on the same silicon chip cannot directly and e ciently communicate with one
another. All communication is channelled through an on-chip bus that is ex-
ternal to the cores. This increases the contention on the bus and reduces the
available bandwidth3. Until recently, symmetrical processors were consid-
ered the mainstream CMPs. High performance computing has become more
dependent on commodity computing (i.e. conventional processors) and the
increased use of cluster based parallel machines [Kistler et al., 2006].
In 2007, IBM and partners4 introduced an asymmetrical CMP to mar-
1Manual schemes or an automation process through a compiler.
2Also known as a many-core processor.
3Other data and instructions are also placed on the same bus, such as memory address
fetches, data instruction fetches and I/O interrupt calls.
4Jointly developed by a Sony, Toshiba and IBM alliance known as STI; see Chapter 4.
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ket, the Cell Broadband Engine multicore processor [Gorder, 2007]. The
underlying architecture and design of this CMP has presented a significant
change. It exhibits increased flexibility, reduced complex communication flow
and improved parallelism. The research conducted in this study presents the
performance gained by using TLS as a concept [Ste an et al., 2000] on an
asymmetric CMP. This fine-grained approach requires low-level programming
to allow a speculative paradigm on an asymmetric CMP.
Higher-level parallelism is achieved with the support of the OS, which in
particular, provides an interface and support for thread creation and schedul-
ing. The thread creation process generally requires the programmer to ex-
tract parallelism from a program also ensuring that communication and syn-
chronisation are handled properly. Such a manual processes is extensive and
exhaustive.
Figure 1.1: Simple thread-level speculation - (A) Sequential program (B)
Sequential flow is decomposed into two epochs.
Section 3.2 outlines di erent forms of violations such as control specula-
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tion [Aragon et al., 2006], data dependence and data value speculation [Ham-
mond et al., 1998]. For example, a RAW (read after write) is considered a
true data dependence violation, whereby two or more pointers and/or data
locations are dependent upon the same memory location (see Figure 1.1).
A sequential program is executed in order, but the execution of TLS pro-
gram is executed out of order. Nevertheless, phase data commit must respect
the sequential counterpart. Therefore, speculative execution would change
to in-order mode when data commit is required (respecting the sequential
data commit process).
When dependencies occur, the TLS system must locate all versions of
dependence and verify the violation. Hence, all data is held within the cache
memory subsystem, and this presents a major bottleneck. Special-purpose
hardware has been theoretically researched and created, for TLS combined
with software. This assists dependency recovery (see Section 3.4.4).
The research presented in this thesis presents a new framework the Lyuba
framework, and demonstrates the implementation of the L-API, which re-
quires low programmer e ort to extrapolate parallelism for common applica-
tions.
Other important factors to consider are Moore’s law, power wall, fre-
quency wall, complexity wall, cache locality and single thread performance
within the multicore architecture. Processing cores have typically doubled
in transistor count every two years resulting in the following observations:
chip manufacturing has remained the same, that the cost of computer logic
and memory circuitry has fallen dramatically. As both logic and memory
components are integrated or placed closer together on more densely packed
processors, this has shortened the length of the electrical paths between the
components.
Another interesting observation is that the footprint of the processor has
reduced, resulting in power reduction and lower cooling requirements. The
interconnections on the integrated circuit are significantly more reliable than
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past implementations [Stallings, 2009]. As the density of logic and the clock
speed on a chip increases, so does power density (watts/cm2) that has caused
di culty in dissipating the heat that is generated on high-density high-speed
chips [Stallings, 2009]. The remainder of this chapter presents a brief discus-
sion of issues surrounding the conventional CMP and the IBM Cell processor.
1.2 Hardware and Conventional CMP versus
the Cell
In 1965, Gordon Moore described the exponential growth of transistor count
on a single die; this came to be known as Moore’s Law. With modern mi-
croprocessors encompassing an ever-increasing transistor count, there is now
a situation where the main cause of loss of performance is the power con-
straints (albeit, partly due to the increase in the number of transistors). The
design complexity of the overall microprocessor architecture also contributes
to loss of performance.
Microprocessors are increasingly complex and exhibit enhanced function-
ality, ranging from simple microcode-based cores to complex out-of-order,
fully pipelined cores housing extensive instruction sets including on-board
caches and I/O and memory controllers that contain either single or multiple
cores. While all these additional components provide a rich-feature set and
improve the performance of a processor it has also increased the complexity.
Such complexity has hindered the extraction of parallelism by programmers.
As mentioned previously, power consumption has constrained achievable
peak computing performance. Thus, reducing power consumption has ar-
guably become the highest priority for computer architects [Crowley and
Turner, 2007,Qi and Zhu, 2011]. Furthermore, higher clock frequencies have
resulted in signals propagating across a small area of a processors core, which
means that only a limited amount of logic can be performed within a pipeline
stage. Unfortunately, as a compensatory move, the numbers of pipeline regis-
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ters have been increased, which further exacerbates the power usage problem
and limits scaling of higher clock frequency.
Performance is not only constrained by the microprocessor, but also af-
fected by the o -chip bandwidth, particularly the communication latency
between the microprocessor and system memory. Ensuring that the micro-
processor is able to access the required data (i.e. it can retrieve and send
data to the o -chip memory) requires bandwidth. Lack of bandwidth causes
processing bottlenecks, especially if the processors require a larger amount
of data. This reduces the overall performance of a program.
A conventional multicore processor has a non-unified data and instruction
cache (L1) private to each core, as well as a single shared unified cache (L2)
that is visible to all cores contained on the same processor. Conventional
CMPs su er from latency, owing to context switching and bandwidth issues.
Importantly, the cache memory system on the processor can also become a
major bottleneck.
CMPs are equipped for parallel execution and generally provide excellent
performance for multitasking operating systems. When a thread is spawned,
the speculative system might create multiple versions of the same thread.
The data and instructions of each thread are retrieved from the systems
main memory and sent to the processor’s cache memory. At this point,
synchronisation is needed to ensure data validity. Multiple versions of the
same data are checked in di erent cache memory systems, increasing addi-
tional overheads and reducing overall performance. Given this complexity,
researchers have devised multiple schemes and extensions to current hard-
ware components [Acosta and Liu, 2012].
One research object was to ensure that data is correctly scaled to all
processing elements using an asymmetrical CMP and architecture. The IBM
Cell is an asymmetrical processor with distinct architectural di erences when
compared to a symmetric CMP architectural design
The IBM Cell Broadband Engine (CBE) is a CMP that contains nine
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processing elements. One of the processor elements on the Cell CMP is a
conventional RISC PowerPC core (PPE) that handles the operating system
runtime environment. The remaining processing elements are vector based
RISC processor cores (SPEs) that are designed to handle the main compu-
tational tasks of a program. Each core can execute an individual program or
work collectively on a single program. Any one of the SPEs can communicate
with the others without communicating via the central processing element
(PPE) by using the on-board memory flow controller-direct memory access
(MFC-DMA) [Kahle et al., 2005].
The cache memory subsystem on a conventional symmetric processor re-
duces the average response time taken to obtain data from the main memory.
This is achieved by storing frequently used copies of both data and instruction
codes, although su cient bandwidth is required to ensure that all process-
ing cores are constantly busy with work. The Cell PPE has a similar cache
implementation unlike the SPE. Each SPE has a large unified register file
and is manually controlled by the programmer. Such an approach is signifi-
cantly di erent from traditional symmetric processors as the cache memory
is controlled by hardware algorithms. However, this manual approach does
increase complexity but it also gives a programmer greater control.
On a traditional symmetric CMP, a thread must check multiple versions
of its data held within multiple core cache units. This is followed by a
broadcast message that interrupts all available cores. Once a core receives
this interrupt, it will handle the interrupt appropriately before returning to
its previous state. This procedure of stalling a core’s current work causes
additional overheads and reduces overall performance.
The Cell CMP introduces an unconventional communication mechanism
known as the memory flow controller (MFC) on each SPE (see Section 4.5.5)
that attempts to keep data on-chip and available for use by other processing
elements. The Cell does not retain all data on-chip, in spite of attempting to
keep as much of the communication on the processor while optimising e cient
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use of available bandwidth. This memory controller handles all communica-
tion to and from the SPE and handles specific memory logic instructions. The
MFC provides a flexible communication mechanism that assists parallelism
and complex data flow.
1.3 Aims and Objectives of this Research
The aim of this study is to develop a framework that encompasses e cient
algorithms for the underlying CMP. To accomplish this task, a review of the
relevant background materials will be conducted, which will establish the
current status of the research field with the following objectives:
1. To investigate current TLS models, schemes and proposals on tradi-
tional architectures.
2. To evaluate a mechanism (through the development of a software frame-
work) that supports a non-speculative execution.
3. To analyse the results generated by the software tool and to verify any
performance gains or losses.
4. To investigate the Cell CMP asymmetric applicability for non-speculative
type execution and available programming methodologies.
5. To ensure that the software framework e ciently distributes the exe-
cution of threads on an asymmetric CMP while simultaneously han-
dling dependencies through inter-thread communication using hard-
ware mechanisms and software logic.
1.4 Contributions
A brief discussion was provided on parallelism, conventional hardware and,
more specifically, multicore processors and a software approach for extracting
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parallelism. Research on speculation analysis, including speculative hard-
ware implementations to assist parallelisation, has been researched for con-
ventional and specialist symmetrical processors, but asymmetric hardware
has not been researched in-depth with or without the use of speculation.
There are considerable numbers of projects that specifically focus on de-
veloping methods to automatically parallelise applications (see Chapter 3)
with a large number of projects focusing on hardware aided designs (see Sec-
tion 3.4.4). Instead, this thesis investigates two other areas. Firstly, manual
parallelisation coupled with programmer expertise such that design modifi-
cations can yield higher parallel performance. Secondly, another important
criterion from this research is the understanding, development and analy-
sis of a software based framework executing on a heterogeneous multicore
processor; the IBM Cell Broadband Engine.
An important clarification that should be stated is the contribution from
this study. Past and current researchers have focused meticulously on ho-
mogeneous multicore processors including specialist custom processors (see
Chapters 3 for a detailed review).
At the time that this thesis was written, little or no research was found
that accelerates the detection of data hazards on a heterogeneous micro-
architecture and/or utilising microprocessor hardware to accelerate high-level
code, specifically the IBM Cell processor.
For this study, a framework was developed known as the Lyuba frame-
work (a non-speculative system). A programmer is able to interact with the
framework through the L-API (Lyuba-application programming interface),
see Section 5.1.
The framework targeted asymmetric multicore processors in particular
the IBM Cell Broadband Engine (see Section 4.5). My research takes the
underlying principles of thread-level speculation (TLS) see Section 3.4.
The research itself takes the execution model of traditional TLS as the un-
derlying philosophy; however, no speculation mechanisms are coded or sup-
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ported in the framework. The Cell BE processor has no hardware speculation
support. However, the framework leverages the Cell memory subsystem and
data transmission mechanisms (DMA, see Section 4.5.6) to access data by
calculating the precise address of the data for all load and store operations
(see Chapter 5 for a detailed discussion).
The study conducted in this thesis does focuses not only on hardware
utilisation but also on the management of data, on-board communication
and self-recovery using an asymmetric multicore processor. Together with
manual parallelisation, this thesis also details how parallelism is extracted
from sequential code. The research presented in this study can help direct
potential and future related research to automate and improve performance
for general and scientific applications towards the direction of the L-API
framework.
This study presents manual parallelisation, which is applied to the se-
lected benchmark using the L-API that supports and extracts TLP, over-
coming obstacles that are prevalent in parallelisation.
This study presents the L-API framework using a selected benchmark.
Performance results were obtained for five applications using multiple datasets
and the applications with a small dataset showed an improvement of 17%, a
larger dataset showed an improvement of 16% and the overall performance
improvement was 11%.
The author of this research firmly believes in heterogeneous architecture
and in order to e ectively accelerate code on ever-increasingly complex multi-
core hardware, software engineers must take into consideration data hazards
without the need for speculative hardware because speculation is CPU cycle
intensive and limits computation performance.
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1.5 Overview and Structure of this Thesis
Research from this study will target a specific asymmetric CMP and the re-
mainder of this dissertation is structured as follows: Chapter 2 outlines the
research methodology taken in this dissertation. Chapter 3 presents a dis-
cussion of past and current literature on thread-level speculation. Chapter 4
reviews architecture primitives for parallelism such as synchronisation, par-
allelism, and the most importantly an overview of the IBM Cell processor.
Chapter 5 then showcases the Lyuba framework and the L-API. Chapter
6 outlines the results of the experiments. Finally Chapter 7 presents the
conclusion of the study with projected future work.
This study does not modify existing compilers or use specialist TLS hard-
ware such as the Hydra CMP [Hammond et al., 2000], however, presents the
use of a mature compiler and a commercially available processor. The prac-
tical outcome of this study is to present a software-based library for the Cell
processor.
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Chapter 2
The Research Methodology
This chapter outlines the research problems and describes the processes of
method selection and data analysis. An overview of the applications, hard-
ware platform used during the research project, discusses research ethics and
the value of the research undertaken. The research problems can be expressed
as follows:
1. How can dependencies presented in complex code, which use both hard-
ware and software, be handled?
2. How can workloads be evenly distributed across an asymmetrical pro-
cessor?
It was necessary to select a set of applications, hardware and parameters
(datasets) for the research aspect that involved parallelising applications us-
ing the TLS principles, the underlying philosophy of the Lyuba framework.
For the purpose of testing, where appropriate, two datasets of varying sizes
where chosen for each application. The rationale for selecting datasets is
described in Chapter 6.
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2.1 Approach Taken for this Research
An understanding of the characteristics of the application, hardware and the
ability to extract TLP was sought before an application was transformed
and executed on an asymmetric multicore processor. By understanding the
complex interactions of an application, it was possible to profile the code
and clearly identify which parts of the code were parallelisable. Combining
the analysis of the benchmark applications with a greater understanding of
the hardware assisted with the development and certification of a framework
(see Chapter 5).
Of particular interest was the ability to show how asymmetric hardware
can be used to assist parallelism. However, reliance on this asymmetric
hardware became obvious. As a result, the framework developed was pro-
grammed in a modular format, such that all communication mechanisms
are in fact modules. To address the research problems, an IBM Cell CMP
was utilised. Due to its unique hardware properties such as its DMA com-
munication mechanism, Mailboxes and Signals (see Sections 4.5.6 and 4.5.7
respectively). These properties assist with parallelism and are compatible
with the framework.
The applications selected for testing were chosen because they were conve-
niently available. Moreover, the selected applications were useful to demon-
strate transformation using the Lyuba framework constructs. The objectives
of this research were to understand and capitalise on a given asymmetric
hardware and to accelerate synchronisation and communication between mul-
tiple processing cores, while limiting the o -chip bandwidth for such mech-
anisms. Hence, a wide bandwidth was given for storing and retrieving data
from system memory.
The methodology presented in Section 5.1 describes how the L-API con-
structs were applied to un-parallelised code and highlight the e ort required
of the programmer. By referring to the experiences of conducting parallelisa-
tion using the L-API, ways in which applications must be prepared in order
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to correctly apply the L-API constructs are described.
2.1.1 Quantitative and or Qualitative
To conduct the research the following two methods were incorporated: quan-
titative1 and qualitative.2 It is important to recognise the application of
both. Quantitative methods are used to gather quantitative data – mea-
surable properties such as mathematical models, scientific theories and hy-
potheses from the investigation. The empirical observation for this study is
based on the results from the computation taking place on an asymmetrical
CMP. Participant observation is also considered as a branch of quantitative
research, in which the following will be used:
1. C/C++ programming to code lightweight rollback routines for the Cell
processor
2. Analysis of performance results
3. Tables and graphs to illustrate results and statistics
Qualitative methodology relies upon an in-depth understanding of the
subject matter – a descriptive approach. Qualitative applicability for com-
puting research is limited when research involves extensive and complicated
scientific experiments. Since both methods identify key components, the
study is naturally biased towards quantitative; however, qualitative methods
were used for the literature review, so both methods were incorporated into
this study.
1A systematic investigation of scientific properties, phenomena and their relationships,
expressed through measurements and numerical analysis.
2An in-depth understanding of the subject matter.
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2.1.2 Applications Used for the Research
A search was made for simple, standardised applications, freely available
via the Internet, that represented general-purpose applications; the SciMark
benchmark [Pozo and Miller, 2004] was chosen. The algorithms were ex-
tracted from the benchmark, and the constructs from the Lyuba framework
were applied – see Chapter 5. The benchmark comprises five applications
from floating point to integer applications. Even though for the number
of applications is relatively small general-purpose applications, the impor-
tance is the quality of the data structures utilised in the algorithms and how
such applications are transformed. These applications are representative and
exemplify di erent types of computation including FFT, Gauss–seidel relax-
ation, sparse matrix-multiply, array copy algorithm extrapolated from the
monte carlo integration application and dense LU factorisation.
2.1.3 Measurements
All applications use either two or three datasets and each application is run
approximately 10 times. By running each application 10 times, a mean is
generated from all the cycles to represent a normalised result. This approach
allows clarity of performance and an assessment of the impact of the Lyuba
framework. The dynamic behaviour of the application changed substantially
during the course of the assessment when all datasets were applied. Hence,
caution must be exercised when assessing the parallel performance of a test
system by using a small section of the application run.
The IBM Cell Broadband Engine simulator [IBM, 2005] was used to mea-
sure the execution. Measuring the parallel performance of a system of mul-
tiple cores is a considerable challenge. A great deal of care was taken to ac-
curately capture results using the Cell’s high precision hardware counter. To
capture the results of the entire Cell processor is extremely time-consuming.
Hence, only segments of execution that were considered of greater importance
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(ensuring internal validity3) were selected for measurement.
It has been usual to select several areas for measurements such as sub-
routines, in order that a pattern that closely approximates the behaviour of
the entire execution would be seen. This is a satisfactory approach when
assessing symmetric based hardware. However, the hardware used in this
study was based on asymmetric hardware with similar or varied behaviour
for all processing cores.
2.1.4 Value of Research
As mentioned in the introduction, the multicore era is rapidly becoming the
de-facto standard, with future predications of 10–260 cores and more on a
single-silicon [Battiwalla, 2009]. New software mechanisms, techniques and
implementations will be needed to extract maximum parallelism and to en-
sure that resource utilisation is kept high while simultaneously handling com-
plex dependencies. Parallel programming is not a new concept or a new idea
but has existed since the dawn of the SMP (symmetrical multiprocessor) era
and it has remained prevalent in the scientific and academic community. For
example, current and popular threading models such as MPI [Karniadakis
and Robert, 2003], OpenMP [Chapman et al., 1997] and Posix [Barney, 2010]
already provide an adequate solution for extracting parallelism. These lan-
guages provides a communication mechanism for transferring instructions
including data across multiple processing nodes. However, such languages
do not handle complex dependencies within complex data structures and do
not fully utilise the hardware capabilities of the CMP.
Interestingly, OpenCL has grown in strength due to its heterogeneous
structure by encapsulating and distributing code to both CPU and GPU.
However, the technology is young and still requires further analysis [Gaster,
2010]. The OpenCL API was not available when this study began but future
3There is an assurance that the observations in the sample group are accurate. This
ensures that the assessment of characteristics was able to be defined for measurement.
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versions of the L-API could possibly incorporate OpenCL technology.
The proposal by [Oancea and Mycroft, 2008] bears similarity to this study
from a software perspective. The authors implement a lightweight TLS li-
brary as the underlying framework that handles dependencies and violations.
This current study also proposes a rollback routine (derived from thread-level
speculation) and, similar to [Oancea and Mycroft, 2008], it handles violations
but it also exploits the underlying architecture. Currently no literature or
studies have been found that attempt TLS or speculation-type execution for
an asymmetrical CMP, specifically the Cell processor. The contributions
from this study will support the asymmetric CMP programming knowledge
pool and introduce a new parallelisation library to an asymmetric CMP.
Table 2.1: Hardware environment.
Machine environment Specification
Primary machine
1. Intel Core 2 Quad
2. 4GB RAM
3. 100MB Ethernet net-
work interface
4. Fedora 7 with IBM
Cell development li-
braries
Test environment
1. Sony Playstation 3
20GB
2. IBM Cell 6-SPU
3. Fedora 9 with IBM
Cell development li-
braries
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Table 2.2: Software environment.
Software
1. Fedora 7a
2. IBM Cell SDK
3. IBM Cell Fuel System Simulator
4. Eclipse CDT Integrated Development Environment
aThe o cial supported operating system for the IBM Cell SDK
3.0.
2.1.5 Equipment
The equipment used for this study is listed in Table 2.1. To develop for
the Cell processor, the SDK provided by IBM was used since it has some
open source elements such as the GNU C compiler. The rest of the SDK
is closed source including the IBM XL compiler. Unfortunately, the SDK is
only compatible with a Linux based operating system, necessitating its use.
Both the SDK and the operating system are available from the Internet as
freeware (Table 2.2 lists the main software tools used for this study).
2.1.6 Limitations
The number of available processing units limits the hardware used to test
the framework. The thermal temperature readings were not accessible due
to the hypervisor, obtaining the temperature parameters of the framework
running on the processor could not be carried out.
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2.2 Summary
The research methodology used is described. The development and testing
environment, testing algorithms and the value of research were considered.
This chapter also outlines the main limitations of the project, i.e. hardware
resources. The layout of the remaining chapters is as follows: a literature
review of the main field of study, followed by an overview of technologies
employed including an understanding of the IBM Cell microprocessor. More
importantly, the study will present the Lyuba framework (L-API) and this
is followed by the results of the experiments. The final chapter will present
a final conclusion make suggestions for future work.
20
Chapter 3
Thread-Level Speculation
Theory and Application
This chapter investigates thread-level speculation (TLS) including background
material and related works that support TLS. The rollback routines devel-
oped from this study are derived from earlier studies; however, before con-
sidering such routines and the L-API, the fundamental grounding and the
theoretical basis of thread-level speculation (TLS) must be considered. A
persistent bottleneck that impedes thread-level speculation is value commu-
nication, speculative states and synchronisation between speculative threads,
whereby the di culty remains in deciding how and when to apply the above
methods. Next, this chapter will go on to describing how a system based
on TLS philosophy can be practically implemented on an asymmetric plat-
form. Originally invented by [Knight, 1986] there have been many systems
and schemes in addition to implementations that have extended the basic
concept of TLS.
However, to determine whether speculative based systems are viable and/or
relevant on today’s modern asymmetric processors, past and current TLS
schemes and implementations must be investigated. The remaining sections
will describe the fundamental parallelism techniques and then the classical
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TLS execution model coupled with an evaluation of TLS schemes including
hardware and software supported schemes; compiler and speculation types
are also documented in this chapter.
3.1 Execution Model
Thread-level speculation (TLS) was originally proposed by Knight [Knight,
1986], and since then there have been many schemes, proposals and imple-
mentations that have extended the basic concept of TLS. This section de-
scribes the classical execution model for TLS, which is typically implemented
in a compiler and executed in hardware. The basic overview of the execution
model is discussed below and the remainder of this section evaluates di er-
ent TLS proposals and schemes, types of dependencies, cache coherence and
manual parallelisation.
Figure 3.1: Classical TLS execution model. (A) illustrates epoches executing
with no violation. (B) illustrates multiple epoches with a violation occuring
on epoch (E2), this results in violation recovery.
Figure 3.1 depicts the classical execution model for TLS that has been
adapted from [Ste an et al., 2005]. The following description is a high-level
overview of TLS model. Firstly, a program is decomposed into units of work
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named epochs (or speculative/worker threads), which may contain depen-
dencies. When a microprocessor is executing instructions in the out-of-order
manner, the microprocessor must respect dependencies between instructions
(see Section 3.2).
The first spawned thread of a program will at all times remain non-
speculative. Typically, a non-speculative thread has additional privileges as
depicted in Figure 3.2. The first spawned thread is known as the controller-
thread (CT) and is not speculative. The CT can start, stop or halt any of its
worker threads (speculative threads/epochs) and commit final results back
to memory.
Figure 3.2: Epoch relationship model.
In Figure 3.2 the work crew – E2, E3 and E4 (executed speculatively) –
are responsible to C1 (a non-speculative thread). Once a speculative thread
has completed its execution of work, it would contact the CT and acquire
another unit of work. Once all available units of work are exhausted, the
CT would then be ready to commit-back the results to main memory. If an
epoch speculatively identifies a dependency, it would halt its execution and
notify the CT.
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Figure 3.3: Committing results back to main memory. (A) illustrates the
controller threads (CT) and their unique identifier (commit-back priority).
(B) illustrates two important components; the controller queue and main
memory. The queue shows the CTs and their current ordering. Before CT-3
commits back to main memory, the logically earlier CTS must commit their
results back to main memory, whilst respecting the original sequential pro-
gram semantics.
This is highlighted in Figure 3.3 where the CT would squash (i.e. stop) E2,
including any logically later (following) violated epochs. The dependency is
then corrected and all logically later epochs are restarted. The CT would then
resolve the dependency in E2 and then finally restart the squashed epochs (E2,
E3 and E4) as depicted in Figure 3.3 (B). Each speculative thread (epoch) has
the capability to spawn new epochs through a spawning mechanism, which
is described in more detail in Section 3.4.2.
A spawned epoch would obtain its initial parameters including the pro-
gram counter (PC) and a unit of work from a logically earlier (preceding)
epoch. When the CT has completed its work set, the results are then ready
to be committed back to main memory. To ensure that the original sequential
semantics are respected as described in Section 3.1, the CTs have a unique
identifier that represents the logical-sequential order as depicted in Figure
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3.3 (A).
Table 3.1: Hazards.
Structural Resource conflicts/hardware contention. The multiple in-
structions require a hardware component that is only available
to one instruction per cycle(s)
Data Instruction dependency
Control Alters the PC of a program by either a branch or other in-
structions
3.2 Dependencies and Data Hazards
This section explores dependencies that commonly occur within inter-thread
communication. Table 3.1 presents three levels of hazards: structural haz-
ards occur at the hardware layer and hazards such as resource contention
generated by microprocessor resource management instructions and actual
instruction hazards, whereby program instructions (statements) correspond
with the data of a preceding statement; and control dependencies, that is
control logic within code statements such as branching/if-statements.
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Table 3.2: Common Dependencies.
Flow/true Example: RAW (read-after-write), where a later epoch
consumes a value/datum produced from an earlier
epoch. However, the consumed value may have been
updated by another (an earlier) epoch, hence, the con-
sumed value becomes stale and incorrect.
Anti-dependence Example: WAR (write-after-read), a later instruction
a ects (overwrites) the input value for another (earlier)
instruction.
Output Example: WAW (write-after-write), a later instruction
a ects (overwrites) the input value for another (earlier)
instruction
Input/Output When two or more instructions attempt to access the
same file simultaneously
The most common dependencies are listed in Table 3.2. Desirable prop-
erties for speculative threads are high predictability for control and data
dependencies [Krishnan and Torrellas, 1998,Marcuello et al., 1998]. Study
by Rundberg [Rundberg and Stenstrom, 2001] the authors explore name de-
pendencies and true data dependencies, using synchronisation atomic primi-
tives, similar to the Zhai’s research [Zhai et al., 2002,Zhai et al., 2004]. Their
study brings into focus load and store instructions while resolving dependen-
cies. Nonetheless, their base line scheme is memory intensive and may not
be practical on modern CMPs.
A profiling approach in [Rul et al., 2007] examines memory dependen-
cies between di erent functions using call graphs. Interprocedural data flow
graphs are beneficial for viewing dependencies and determining memory ac-
cess times of functions. The memory access times were dependent on other
functions (similar to the producer and consumer structure). This approach
was supported by cluster analysis of dependent functions and synchronisa-
tion. The final step was the testing of a compression algorithm from the
SPEC CPU 2000 benchmark suite (bzip2). The end result was a speed-up
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of 3.74 (compression) and 1.41 (decompression).
Despite this comprehensive analysis, the aforementioned study [Rul et al.,
2007] did not explain the memory results. The use of these timings and other
such measurements obtained from the study could have possibly improved
performance but were not considered or taken into account. Furthermore,
this study did not define possible cache issues, such as cache miss rates,
which also adversely a ect the performance of the speed-up. This research
exploited a high-performance processor (Intel© Itanium© processor), which
is widely used in high performance computing machines (i.e. supercomput-
ers). However, such a processor is not common in the general commodity
processor environment, so the authors’ work is restricted to a smaller audi-
ence. One final shortcoming of the research was that the implementation was
hardware dependent. The specific hardware required is not portable, adapt-
able or scalable to commodity processors without a special instruction set.
To summarise, it is apparent that the fundamental issue with TLS proposals
must overcome dependencies within instructions.
This section has highlighted the general dependencies such as RAW (most
common dependency) and past TLS studies have extensively explored a pro-
cessor’s cache memory system. The following section explores the cache
coherence protocol.
3.3 Writeback Invalidation-Based Cache Co-
herence
This section evaluates invalidation-based cache coherence schemes. The co-
herence protocol makes it possible to maintain consistency in cached systems.
The motivation for invalidation-based cache coherence is to invalidate cached
copies of a line before getting exclusive ownership of that line. The cache
lines hold the most recent and valid data in the main system memory. Re-
ported works that are heavily dependent and extensively utilise this protocol
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include [Zhai et al., 2002,Warg and Stenstrom, 2008,Krishnan and Torrellas,
1999b,Krishnan and Torrellas, 1999a,Warg and Stenstrom, 2006].
Study by Ste an [Ste an et al., 2000] explore the use of a shared cache
for TLS. Limiting the number of epochs accessing a single shared speculative
cache line to one reduces the negative concurrency behaviour that gener-
ally a icts multithreaded programs. The authors employ a specialist TLS
hardware processor and such hardware-centric designs are considered to be
more e ective than software schemes. However, TLS hardware processors
have additional overheads including maintaining di erent states of data in
the cache and that the use of additional coprocessors requires additional re-
sources to maintain di erent processor states. As a result such states a ect
power consumption, thermal issues and the hardware complexity of a CMP.
Unfortunately, their scheme is not transferable to modern processor archi-
tectures, the applicability of their scheme cannot be adequately warranted
by their results.
In [Tuah et al., 2002] the authors examine a cache memory subsystem
and present a detailed analysis of cache use and in particular the use of
prefetching. The authors develop a performance model by which their algo-
rithm attempts to solve the knapsack problem [Hifi et al., 2008]. While the
implementation is theoretically complete, it may not be practical or viable on
modern processor architectures due to extensive modification of the prefetch-
ing scheme. Processor designers of modern multicore processors typically
optimise the prefetching scheme, which is e ciently developed and works ef-
fortlessly. Another cache supporting mechanism that is implemented in both
speculative and non-speculative CMPs is the snoop cache coherence protocol
that is explored meticulously in [Kumar and Huggahalli, 2007,Gopal et al.,
1998].
This section has outlined the importance of cache use for thread-level
speculation. By extending the cache to accommodate additional cache line
states, TLS researchers have been able to gain significant hardware control.
28
Consequentially additional hardware is required as more speculative data is
processed, requiring more data to be placed within a cache of a processor’s
memory subsystem. However, it is not clear from literature if cache capacity
could be a potential bottleneck. The remaining sections will explore TLS
schemes.
3.4 Thread-Level Speculation Schemes
This section reviews di erent implementations encompassing both hardware
and software approaches: [Knight, 1986, Ste an et al., 2000, Wang et al.,
2008,Wang et al., 2009,Fung and Ste an, 2006a,Warg and Stenstrom, 2008,
Ste an et al., 2005, Gupta and Nim, 1998, Krishnan and Torrellas, 1999b,
Zilles and Sohi, 2002,Johnson et al., 2007,Prvulovic et al., 2001,Renau et al.,
2005, Rauchwerger and Padua, 1995, Franklin, 1993, Garzaran et al., 2005,
Yanagawa et al., 2003,Iwama et al., 2001,Olukotun et al., 1996,Gopal et al.,
1998,Luo et al., 2009,Marcuello and Gonzalez, 2000,Marcuello and Gonzalez,
2002,Hammond et al., 1998,Martinez and Torrellas, 2003,Packirisamy et al.,
2006, Oancea and Mycroft, 2008, Madriles et al., 2008,Wang et al., 2008,
Miura et al., 2003]. The invalidation-based cache coherence protocol has been
extensively researched (e.g. [Ste an et al., 2000,Ste an et al., 2005,Madriles
et al., 2008,Xekalakis et al., 2009,Da Silva and Ste an, 2006]).
In [Ste an et al., 2000] the processor’s cache coherence protocol (i.e.
writeback invalidation-based cache coherence) has been rigorously extended
to handle arbitrary memory access patterns such as array references (see Sec-
tion 3.3). The authors only attempt to leverage the coherence scheme for the
nearest/local cache unit (L1); their study does not clearly define hardware
utilisation. However, such an approach could potentially scale to large pro-
cessors (distributed environment). Moreover, performance results are only
shown for loop-based algorithms and not complex pointer-based algorithms.
A similar implementation by [Krishnan and Torrellas, 1999a, Krishnan
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and Torrellas, 1999b] modifies the coherence protocol to detect data depen-
dencies (see Section 3.2). Their conclusions demonstrate sequential binaries
decomposed using a TLS compiler into a binary state without the need for
complete recompilation. The compiler inserts specific TLS codes [Zhai et al.,
2004] to ensure that threads are handled correctly.
This approach is limited to static time compilation, where the actual
program is analysed and speculative codes added before execution of the
program. Unfortunately, applying speculative codes at runtime is consider-
ably di cult due to hidden and often complex dependencies. In summary,
the authors have not evaluated complex data structures and their approach
does not execute multiple speculative programs, which is a serious limitation.
Should multiple speculative and non-speculative programs exist in the
same domain, then a complex context switch is required since this directly
increases latency and processor cycles, although their approach is in theory
possible. However, their scheme is not really suitable for modern CMPs.
Study by [Packirisamy et al., 2006] used a dual speculative thread pro-
tocol that can overcome some of these limitations. The main outcome from
their research was the ability to ensure that speculative and non-speculative
threads are kept isolated. The approach can limit or reduce the bandwidth
for speculative data tra c on the CPU by restricting speculative threads to
execute on the same processing core, thereby limiting speculative data to
registers and cache to a single core of the CPU.1 However, the scalability im-
plication of this approach applied to larger processor designs and distributed
architectures is unclear.
Typically, a sequential program with TLS assistance would execute on a
single processor using a non-unified L1 cache. Threads executing on multiple
processor elements would disrupt cache locality resulting in defragmentation
[Tam and Tam, 2003].
The study by Fung [Fung and Ste an, 2006b] reduced data defragmen-
1Provided the CPU has more than two processing cores.
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tation while improving the cache locality problem. Their article illustrates
where cache misses occur within the L2 cache. However, modifying cache
policies by the programmer remains limited. Moreover, the authors only use
parallel access patterns such as loops and this requires hardware support (see
Section 3.4.1).
Hammond [Hammond et al., 1998] describes a TLS scheme that uses both
hardware and software techniques to extract parallelism from a sequential
binary. Once the sequential binary is decomposed (see Section 3.1), the
speculative threads that contain dependencies can be handled by speculative
assisted hardware – the Hydra speculative chip-multicore processor (SCMP)
[Hammond et al., 2000]. The focus was placed upon memory accesses made
by the speculative threads that might violate true dependencies (see Section
3.2).
However, it is unclear in what manner the Hydra processor handles and
executes non-speculative code and requires significant hardware understand-
ing. Whereby, additional hardware used in their scheme handles dependen-
cies with the aid of a coprocessor (known as the speculation control copro-
cessor). Furthermore, cache memory – that is external to the coprocessor –
was modified to store additional data (similar to the cache coherence proto-
col) resulting in a scheme that heavily relies on speculative hardware. The
complexity and e ectiveness of their research including hardware utilisation,
remains unclear.
Another well-documented source of parallelism is loops. A significant
amount of time is spent executing instructions within loops, explaining why
loops have become a common source for parallelisation (see Section 3.4.1).
In sharp contrast to earlier TLS research, which concentrated on low-level
hardware-specific implementation (see Section 3.4.4), [Kazi and Lilja, 2001]
implemented a software-heavy scheme. Their scheme supersedes Superthreaded
Architecture [Tsai and Yew, 1996] such that the Kazi and Liljas implemen-
tation is a coarse-grained threaded pipelining system, which resembles [Tsai
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et al., 1999]. Nevertheless, the approach used was implemented on a specific
processor, the Hydra chip multiprocessor and, as such, cannot be ported to
other architectures [Hammond et al., 1998]. From a practical perspective,
the work of Kazi and Liljas is only applicable to proprietary CMP, bringing
the importance, scalability and availability of their work to only a limited
environment.
Work by Oancea [Oancea and Mycroft, 2008] also used thread manage-
ment; however, their implementation di ered from the research presented in
this thesis in that it was hardware specific. In this thesis, a unique process for
each processor element is created through the libspe22 library. This library
mimics the actual processor element [Mols, 2009]. The [Oancea and Mycroft,
2008] study used functors (function objects; [Haendel, 2005]) to create new
threads and handle the di erent stages of the execution of the thread. By
way of comparison with the libspe2, the spe_context_create function cre-
ates an image of an SPE, which provides most of the capabilities of an SPE3
(see Section 4.5.2 for an overview of the SPE).
Study by Oancea and Mycroft [Oancea and Mycroft, 2008] describe hard-
ware resource utilisation. In particular, threads were not discussed in depth
and the paper did not explain the impact of a large number of threads (i.e.
optimum concurrent thread use). Such information is important since it al-
lows the upper limit of active threads to be determined and supports the
analysis of memory use and/or memory requirement. As the described sys-
tem aims to support and resolve data hazards, addressing memory-related
issues is essential for managing data hazards. If the scheme generated a
significantly large number of threads, and each thread was allocated space
within the stack, the impact on memory utilisation, which has a direct e ect
on the virtual memory (VM), physical system memory (RAM) and possibly
on the locality of cache memory becomes pertinent. Such information would
2The libspe2 is a library interface developed and distributed by IBM.
3SPE is a simple in-order core processor, which is one of the central components of the
IBM Cell Broadband Engine multicore processor.
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highlight possible bottlenecks that adversely a ect speed-up. While Oancea
and Mycroft’s scheme demonstrates potential, its implementation was only
executed on a shared-memory multiprocessor system with no hardware spe-
cific details. Moreover, no consideration was given to the scalability of their
scheme.
Studies by [Packirisam et al., 2008,Renau et al., 2005, Luo et al., 2009]
examined TLS workload e ciency on a high performance SMT CMP pro-
cessor using performance, power and thermal indicators as benchmarks. The
scheme implemented a TLS-based compiler targeting Intel’s Itanium archi-
tecture. Moreover, the paper presented an in-depth TLS comparative analy-
sis of multiple SMT CMP configurations, using the SPEC benchmark. Once
again, the scheme is restricted to a specific processor type from Intel© and
it remains unclear how it transcribes to other processors.
3.4.1 Loop-Based Speculative Execution
Loops typically assert a deterministic structure and potentially amass a sig-
nificant amount of parallelism, so loops have become an ideal source of par-
allelism, and is the significant coverage makes them an ideal source for paral-
lelisation. Schemes from [Hammond et al., 1998,Kejariwal et al., 2006,Gupta
and Nim, 1998,Martinez and Torrellas, 2003,Wang et al., 2008,Marcuello and
Gonzalez, 2000,Tian et al., 2009,Oplinger and Lam, 2002,Li et al., 2005] ex-
ploit loops through di erent TLS techniques.
In [Wang et al., 2005] the authors propose an algorithm that simply selects
loops that could be successfully parallelised, the output being an improved
overall performance. The authors implement a loop selection algorithm using
two parameters, speed-up and coverage of loops, that equate to an optimal
selection of speculative parallelisable loops. But such an approach is limiting
the scope of potential parallelisable code; furthermore their scheme exten-
sively analyses the speed-up through the aid of profiling and compiler analysis
for each loop. However, the results did not reflect the actual behaviour at
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runtime – see Section 3.4.5. The authors have not identified overheads, al-
though they have noted the behaviour of TLS loops that will vary across
di erent invocations. Furthermore, their scheme can only improve the per-
formance for some benchmarks.
Research by [Gupta and Nim, 1998] implements a similar approach, based
on static program analysis [Rauchwerger and Padua, 1995] of potential spec-
ulative parallelisation of loops. The authors’ scheme presents a composite
of run-time tests for speculative loops. However, their approach is limited
to dependence testing and has not captured instruction complexity such as
pointer referencing, complex data structures within loops and control flow.
Loops and pointer referencing (complex instructions) are closely related. For
an in-depth analysis and discussion of loops, please see [Hammond et al.,
1998,Gupta and Nim, 1998,Martinez and Torrellas, 2003,Wang et al., 2005].
3.4.2 Thread Spawning Policies
An important consideration in TLS is the thread spawning mechanism, and
[Marcuello and Gonzalez, 2000,Marcuello and Gonzalez, 2002, Oancea and
Mycroft, 2008,Madriles et al., 2008] assess thread-spawning techniques in-
cluding thread ordering and predication techniques, while their scheme con-
centrates on thread spawning for loops with the use of hardware. Unfortu-
nately, the authors have not clarified how branching hardware is modified
to support their loop iteration, including continuation policies nor discussed
the scalability of their approach.
The authors have analysed two specific spawning policies, namely sequen-
tial ordering policy (processor cores interconnected through a unidirectional
ring topology, i.e. thread data is unidirectional) and unrestricted ordering
policy (no strict organisation of processor cores). Although both spawning
policies are dependent on the underlying architecture, it is not clear how well
sequential ordering is implemented. However, to enhance their schemes, the
authors implemented a value prediction scheme [Raman et al., 2008]. The
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value predictors attempt to improve scheme performance.
A severe limitation of speculatively optimised loops is the limited re-
search, investigation and handling of complex pointer referencing instructions
that are external from loops – see Section 3.4.1.
3.4.3 Manual Parallelisation
An alternative approach to automatic compiler and hardware driven TLS
parallelisation is manual parallelisation [Prabhu and Olukotun, 2003,Gupta
and Nim, 1998, Cintra and Ferraris, 2003, Rauchwerger and Padua, 1995,
Oancea and Mycroft, 2008]. Research by [Prabhu and Olukotun, 2003] man-
ually inserts TLS codes into the program’s source code. In order to support
TLS codes, the approach relied extensively on the Hydra CMP [Hammond
et al., 2000]. Using such a specialist CMP limits the applicability for a wider
range of processors. Indeed, the research is only applicable to an experimen-
tal specialist processor and microarchitecture. Furthermore, single-level and
loop-based algorithms are extensively tested; there is no indication as to how
complex pointer reference code is handled.
Research by [Oancea and Mycroft, 2008,Wenjie et al., 2012] used a sim-
ilar approach and proposed a TLS library. In theory, the solution by [Wen-
jie et al., 2012] has the potential to work well on most x86 architectures
(CPUs) but at present it is unclear how their solution interfaces with hard-
ware. The authors proposed a design from a high abstract layer that uses
the non-standard Boost library for meta-programming [Gurtovoy and Abra-
hams, 2008]. This library contains extremely e cient algorithms. This fact
might, however, necessitate higher memory and bandwidth use. Hence, re-
search o ers the promise of improvement if the design is implemented with
the instruction set architecture (ISA) in mind and the use of PE’s NOC are
improved.
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3.4.4 Hardware Support for Thread-Level Speculation
Many implementations rely on hardware mechanisms that complement TLS.
This section will briefly analyse common hardware implementations, includ-
ing TLS CMPs. It will also describe research that depends on hardware that
has speculative support. Modifying cache lines through the coherence proto-
col is evaluated in Section 3.3. Research by [Gopal et al., 1998] proposed the
use of a speculative versioning cache (SVC) rather than an address resolution
bu er (ARB) [Franklin and Sohi, 1996].
SVC is similar to a snoop bus-based cache coherence system [Tanenbaum,
2005] but SVC increases the chip hardware complexity. Many researchers
have proposed hardware support for speculative parallelisation (e.g. [Cin-
tra and Ferraris, 2003, Krishnan and Torrellas, 1998, Oplinger and Lam,
2002,Zilles and Sohi, 2002,Ste an, 2003]). Multiscalar architecture [Franklin,
1993] was one of the first complete architectures for TLS. It selects tasks by
traversing a control flow graph (CFG).
In [Marcuello and Gonzalez, 2000] the authors research endeavours to
prove that speculative TLS CMP increases the performance of a speculative
program. The authors confirm the use of speculative architectures, such as
the multiscalar architecture [Franklin, 1993], SPSM [Krishnan and Torrel-
las, 1999a] and the Superthreaded Architecture [Tsai and Yew, 1996] provide
the necessary hardware interfaces to forward and predict values produced by
threads. Such an approach bears some similarities to an earlier study [Ham-
mond et al., 1998]. However, in order to support such CMPs and speculative
architectures, a TLS compiler such as the Stanford University intermediate
format (SUIF) compiler [Wilson et al., 1994] is required. The compiler itself
is limited to speculative architectures.
Studies by [Krishnan and Torrellas, 1999a,Krishnan and Torrellas, 1999b]
proposed an extension of the processor elements register set. This makes
the approach similar to the use of the cache coherence scheme. The authors
examined the allocation of registers on each core and identified those registers
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that store thread data. These registers are globally visible to all cores on
the CMP such as a register passing bu er scheme proposed by [Hammond
et al., 2000]. This indirect inter-processor communication reduces latency
(processor cycles) when sending and retrieving data to and from neighbouring
cores. However, it is unclear how global registers are protected from internal
and global changes from a hardware perspective. Furthermore, allocated
registers in the CMP are not directly connected to other allocated registers
on their associated cores while all communication is channelled through the
on-chip (NOC).
The scheme also supports a hardware synchronising scoreboard (SS) which
is a decentralised structure embedded in each core. The SS stores thread data
and allows synchronisation and communication between threads. The same
outcomes can be achieved using the cache coherence protocol provided that
thread data does not exceed the storage capacity of the cache. Unfortu-
nately, this complicates data management. However, the authors demon-
strated notable speed-ups using their scheme although, problems do exist
such as scalability, hardware complexity (on-chip hardware use)4 [Renau
et al., 2005,Packirisam et al., 2008].
Ste an et al [Ste an et al., 2000,Ste an et al., 2005] implemented a tra-
ditional TLS model to detect data dependencies and violations using load
and store address comparisons and at runtime as an indicator . Using the
processor elements cache (cache coherence scheme; also known as the write-
back invalidation-based cache coherence), the authors scheme was able to
detect dependencies and resolve the violations, by modifying the appropri-
ate cache line and/or restarting the thread. However, to obtain exclusive
ownership of a cache line requires all other a ected cache lines to be invali-
dated prior to modification being executed [Ste an et al., 2005]. No timing
or overhead indications were available for analysis. Furthermore, the au-
thors’ scheme requires hardware support to store speculative state bits (an
4Energy consumption and e ciency were not considered.
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extension to the existing cache line, MESI5) known as the ownership-required
bu er (ORB) [Radulovic and Tomasevic, 2007].
The common held opinion is that current modern processors lack (or have
insu cient) hardware speculation support. Hence, the scheme is limited to
speculative type processors and will not scale to non-speculative processors
due to its reliance on speculative hardware.
The study by Martinez [Martinez and Torrellas, 2003] concentrated on
synchronisation and coined the phrase speculative synchronisation, while de-
veloping this unconventional synchronisation mechanism. The synchronisa-
tion primitives developed during the author’s study allowed threads to con-
tinue speculative execution in critical sections. This required both hardware
and compiler support to ensure that states of each speculative synchronisa-
tion were maintained or squashed as required.
Nevertheless, the cache feature set is extended to carry an additional bit
for acquire and release logic. This simply changes the cache policy system
that releases the cache line once the associated extra bit has been flagged
with a release message, or when an attempt to acquire the cache line has
been made by setting the additional extra bit to an acquire bit.
A scheme such as this extends the coherence protocol even though con-
ventional synchronisation attempts to ensure that a critical region is not
corrupted by concurrency and attempts to preserve the integrity of data re-
tained in a critical region. It is not clear from the paper how the system
ensures data integrity from concurrency. In addition, the author fails to pro-
vide details of the additional overheads for the hardware. The paper does,
however, identify that no programmer intervention is needed and, therefore,
their implementation remains transparent. Despite this, the scheme itself is
only applicable to a specialised hardware and it is not clear how the scheme
works for multiple or CMP-based processors.
The studies [Packirisamy et al., 2006, Hammond et al., 2000] presented
5Modified Exclusive Shared Invalid.
38
classical TLS implementations using common and typical hardware support;
they explored di erent hardware mechanisms that are typically found on
speculative CMPs, such as additional bu ers, ORBs, ARBs and register
passing bu ers (RPBs). These mechanisms attempt to bu er speculative
data at the same time as assisting the TLS scheme. Many researchers have
been able to implement their TLS schemes through these hardware inter-
faces. The ARB [Franklin and Sohi, 1996,Gopal et al., 1998] provided hard-
ware speculation support, with the design composed of a single shared bu er
interconnecting all processor elements. This design creates significant bot-
tlenecks and results in poor NOC utilisation of load and store transactions.
The memory disambiguation table (MDT) was proposed by [Krishnan and
Torrellas, 1999a,Akkary and Driscoll, 1998,Cintra et al., 2000], that is similar
to a snoop-based coherence scheme but it is implemented as a decentralised
scoreboard structure that threads use to synchronise and communicate reg-
ister values. However, such an implementation requires another NOC/bus,
and the schemes custom MDT NOC (similar to a cache memory subsystem
with self-governing logic) can only transmit one word per cycle, a major lim-
itation as compared with the IBM Cell EIB – see Section 4.5.4 – resulting in
the MDT being a limitation.
The use of a cache controller for speculative states was examined by
[Yanagawa et al., 2003], although their work resembles preceding studies,
and it fails to address some fundamental issues, such as e ective bandwidth
utilisation and data throughput.
Interestingly, [Garzaran et al., 2005] endorses the use of hardware spec-
ulation to increase the performance of bu er use (i.e. such as ARB). Their
scheme reduces overall performance when squashes are frequent, and it does
not take into consideration the memory, power and thermal factors. The
reader is referred to the [Renau et al., 2005, Packirisam et al., 2008] for a
detailed analysis of these studies.
A study by [Garzaran et al., 2003] examined and presented a detailed
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taxonomy of bu er use. Similarly to [Hammond et al., 2000,Krishnan and
Torrellas, 1999a], unmodified speculative data (i.e. previous version of data)
are stored in hardware, namely memory-system history bu er (MHB), that
is similar to the work described by [Akkary and Driscoll, 1998] with the
remaining TLS protocol implemented in software.
TLS hardware proposals and schemes used a single type of hardware and
the speculative states that were visible on the hardware used multiple inter-
faces, such as traditional epoch identifiers, stored in a processor’s core cache.
The epoch identifiers (or task_IDs) are stored in the MHB (which repre-
sents a log of unmodified speculative data). In the meantime, the rest of the
cache is used to store the remaining speculative data. In addition, the paper
described modification of the TLB to store and route of speculative state
data. The research is theoretically appealing as a quasi-hybrid approach.
However, strict hardware requirements and excessive communication across
the NOC could impede the overall performance, and this is likely to make
this approach non-viable.
A true hybrid scheme described by [Miura et al., 2003] is broadly based
on a multiscalar architecture [Franklin, 1993]; i.e. the use of specialist TLS
hardware. Here, speculative CMP is expanded with a dedicated thread con-
trol unit (TCU) coprocessor. Furthermore, inter-thread communication such
as register dependencies is handled in hardware, and speculative epochs are
stored within hardware for fast retrieval. The shortcomings of this research
include the lack of consideration for resource contention, such that simulta-
neous requests to the TCU from multiple processor elements could overload
the TCU. The scheme is also restricted to specialist speculative CMP, poten-
tially restricting its adaptability to other, more common architectures, such
as commercial non-TLS CMPs.
Research by [Akkary et al., 2008] proposed a new microarchitecture –
the TLS CMP processor that is similar to the superthreaded architecture.
Inspired by speculative multithreading (SpMT) and a derivative of the multi-
40
scalar study [Franklin, 1993], this scheme supports the use of simple in-order
cores (similar to that of IBM Cell SPUs). Perhaps the most important con-
tribution this paper makes is the use of a control independent predication
coprocessor to spawn threads. The results are promising, albeit that the
code patterns required perfect parallelism. Whether actual production code
exhibits perfect parallelism is yet to be determined.
It is assumed that production code does not have significant coverage
of perfect parallelism. More importantly, since commercial and high per-
formance CMPs have limited or, more commonly, no TLS logic hardware
support; the work described previously has limited applicability, as it ap-
plies to only speculative based hardware. Deep speculation code paths that
require additional speculation hardware support further limits the authors’
work.
Wang [Warg and Stenstrom, 2006] focused on single threads and on hard-
ware resources to minimise dependency associated with a speculative thread
(conventional threads also exhibit similar overheads, such as register depen-
dency). Moreover, the authors extended the cache coherency protocol to
support additional cache line states. Although, the study simulates a pro-
cessor that meets their research requirements, it is unclear if their approach
can be considered innovative or to have improved upon research that existed
at the time. Manual and hardware implementations have been popular with
many researchers, and another avenue of TLS parallelisation is the use of
compilers as discussed below.
3.4.5 Compiler Support for Thread-Level Speculation
This section will briefly evaluate common speculative compilers. The inten-
tion is not to provide an in-depth theory of compilation as this is beyond the
scope of this study. The reader is referred to [Kennedy and Allen, 2001,Aho
et al., 1986,Grune et al., 2000] for further information on compiler theory.
Despite considerable progress that has been made in the field of auto-
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matically parallelising regular numeric programs, compilers have struggled
to automatically parallelise non-numeric (irregular) programs. This is due
to complex control flow and memory access patterns [Ste an et al., 2000].
Study by [Bhowmik and Franklin, 2004] implements a scheme based on an
established speculative compiler, the SUIF compiler [Amarasinghe et al.,
1995,Wilson et al., 1994]. The compiler translates the source into SUIF Inter-
mediate Representation (IR) followed by various optimisations and produces
an annotated program with profile information that is finally partitioned into
threads.
The SUIF compiler can only execute multiple instructions on specific pro-
cessors and make use of a profiler that is limited in determining the most
likely paths in a program and which estimates the possible number of dy-
namic instructions per procedure, including function calls and iteration count
within a loop. The authors use profile data and implement their own algo-
rithms for thread generation, inter-thread data dependence modelling and
program partitioning. It is assumed that the algorithms complement the
SUIF compiler. However, it is not clear whether such a scheme is scalable
and portable to non-speculative hardware.
Madriles et al [Madriles et al., 2008] explored the Mitosis framework [Gon-
zalez, 2010] in their studies. This framework is similar to Hydra and SUIF,
in that it is a combination of a compiler and speculative hardware support
[Hammond et al., 1998,Olukotun et al., 1996,Wilson et al., 1994, Amaras-
inghe et al., 1995,Garzaran et al., 2003] which enhances speculative threads.
Interestingly, the Mitosis compiler generates speculative threads with pre-
computed thread data, such as register and memory values known as spec-
ulative pre-computation slice (p-slice). The framework utilises a speculative
processor with additional speculation hardware support. The approach pro-
vides a tight-coupled architecture, where software and hardware work in co-
operation; however, the research provides no benefit when current modern
processors and micro-architectures are used. Hence, the proposed scheme is
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not transferable, scalable or viable for the current generation of processors.
Moreover, [Miura et al., 2003] reported an intuitive design, which again
is similar to designs that predate its report. The hardware manages execu-
tion and synchronisation of the speculative threads, and the compiler inserts
the synchronisation points [Zhai et al., 2002], the speculative threads as-
sist hardware control speculation to ensure validation of threads execution
(i.e. validates data) and is followed by synchronisation that reduces mis-
speculation overheads from a software perspective. The drawback of this
approach is that it relies heavily on hardware support. Indeed, the scheme
can only be implemented on a multiscalar architecture, making the research
somewhat redundant. The redundancy is due to multiscalar architecture
not being available for research or commercial use, and its algorithms are
solely dependent on hardware that is not transferable to alternative micro-
architectures.
In [Liu et al., 2006] the authors detail another TLS based compiler known
as POSH. This compiler embeds a significant amount of TLS instruction into
the original binary code. Each TLS instruction is analysed further (the re-
finement stage), then the POSH compiler decides which TLS instruction is
executed from the binary code. The POSH compiler profiles data to elimi-
nate non-beneficial data and value prediction, see Section 3.4.6 – to deter-
mine possible speculative thread data. However, POSH is system specific
and makes multiple assumptions of target hardware such as enforcement of
dependency policy between tasks, yet POSH does not assume any specialist
hardware to support transfer of data passed between registers, whereby that
all data transactions are communicated through memory. The compiler also
requires hardware to resolve dependency violations through memory squash
and restart tasks accordingly.
Here, the compiler (POSH) spawns and commits instructions but hard-
ware takes a considerable amount of responsibility for data dependency res-
olution. The results from their research show a cumulative growth in all
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benchmarks, but it only seems natural progression such that the number of
instructions increases, so will the number of commit instructions (comple-
tion of task). Therefore, POSH only scales logarithmically, which results in
a deterministic growth as their results indicate. Their research does not indi-
cate hardware overheads and performance impacts. Speed-up was calculated
based on number of instructions over processors but how their research is
applicable to multi-node CMP units is yet to be determined and in order to
use the POSH compiler, TLS hardware is required which is unavailable for
research or commercial use.
Wu et al [Wu et al., 2004] explored the open research compiler (ORC); the
authors’ work introduced compiler functional features and its internal work-
ings. ORC is designed to work with popular front-end languages such as
GNU C, FORTRAN and OpenMP. An addition to the compiler’s traditional
feature set was the use of control and data speculation support – see Section
3.4.6. Speculation improves instruction level parallelism (ILP) for conven-
tional symmetrical CMPs with or without TLS-hardware support [Mahlke
et al., 1992]. ORC was designed to match conventional architecture (i.e. In-
tel) specifications and includes the use of the Open64 platform [Lin et al.,
2004]. The report gave no indication of whether the compiler is portable to
many NUMA and/or non-NUMA platforms and lacked a clear explanation or
demonstration of the compiler’s capabilities in a multicore system. Whether
ORC is a commercially viable and stable platform has yet to be determined.
However, this research has potential and has been used extensively within
the academic community [Du et al., 2004].
Another intuitive proposal by [Ro and Gaudiot, 2005] was inspired by the
work of [Rabbah et al., 2004]. The proposal by [Ro and Gaudiot, 2005] de-
scribes SPEAR – speculative pre-execution assisted by compiler, and focuses
in particular, on the issue queue that is utilised in superscalar architectures.
The queue broadcasts (issues) operations (instructions) and the activated (se-
lected) instructions are executed. Typically, an issue queue is a centralised
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structure, and a large queue results in high hardware complexity that, ul-
timately, reduces the operating clock rate. To mitigate this, the paper im-
plements the SPEAR compiler [Rabbah et al., 2004], which more e ectively
controls the issue queue. Despite performance gains, such an implementa-
tion requires hardware changes, more specifically circuit design changes, to
achieve for non-speculative execution. Furthermore, the applicability of the
design to current CMPs remains unknown. Hence, while it is promising,
the viability of the design is unclear and of little use for the commercially
dominant conventional CMPs.
In [Dou and Cintra, 2007] the authors give a detailed analysis of specula-
tive parallelisation using a TLS compiler. Speculation overhead and schedul-
ing restrictions, including cost performance models of execution timings are
outlined, yet it is not clear whether the approach is applicable to conventional
CMPs.
To date, compilers have been extensively modified to derive TLS compil-
ers for process automation. Crucially, TLS compilers convey data between
speculative threads, that is to say they are enhancing and optimisation com-
pilers that exhibit TLS-type detection and execution. For examples, see [Li
et al., 2005,Wu et al., 2004].
Studies by [Ste an et al., 2002, Zhai et al., 2002] explores optimisation
of scalar value communication through synchronisation and the subsequent
value forwarding (i.e. critical forwarding path). The compiler initiates the
TLS procedure when a data dependency occurs through inter-thread com-
munication. Initially loops were profiled to determine possible speculative
regions. Once speculative regions were identified, TLS codes were inserted
(synchronisation and value forwarding). TLS codes were shown to also in-
teract with the underlying TLS hardware. Finally, the compiler regenerated
the binary with the optimisations using GCC into MIPS binary. The authors
concentrated on loops and the compilers use of a forwarding frame.6 It is
6A forwarding frame is the allocated memory within a stack that supports the commu-
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similar to the synchronising scoreboard (SS [Krishnan and Torrellas, 1999b]).
In addition, the compiler inserts synchronisation atomic commands (wait
and signal) that are masked as gateway commands. This complicates the
code. The authors applied their optimisations to the SUIF compiler [Wilson
et al., 1994] but it is not clear whether the optimisation would be workable
for other TLS compilers. A similar study by [Zhai et al., 2004] also optimises
compilers. Here, instead of scalar communication, the authors, elaborating
on their previous work [Zhai et al., 2002], encapsulated memory-resident
values. Once again, synchronisation atomic commands and a forwarding
frame were used. However, TLS codes were applied to real memory addresses
of scalar values, allowing a higher level of parallelism without degrading the
overall performance as TLS was applied to actually memory addresses.
3.4.6 Speculation Types and Predication Techniques
This section will explore the use of speculation and predication techniques.
There are four main types of speculation, namely data value speculation
(DVS), control speculation (CS), data dependence speculation (DDS) and
software-only speculation [Fu et al., 1998]. Earlier studies embedded specula-
tion into the hardware [Marcuello et al., 1998,Sohi and Roth, 2001,Krishnan
and Torrellas, 1998], from a practical perspective; this type of hardware use
increases circuit complexity and cost.
Although early studies extensively used hardware TLS implementations
– see Section 3.4.4, DVS is still commonly used to improve the performance
of a program [Ste an et al., 2002] by speculating a predicated value for inter-
thread communication. This is only applicable when a thread may consume a
variable that has a potential dependency trait. Using a predicted value rather
than an actual value, the consumer thread can continue its execution [Rul
et al., 2007]. Before committing, the consumer thread compares its results
with predicted values. If the predicted value was incorrect, a violation results,
nication of variables.
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the consumer thread is squashed and restarted using the correct value.
Software value prediction (i.e. DVS) is explored by [Li et al., 2005]. The
approach described yields value prediction compilation without hardware
support. This was achieved by determining critical values. Once values were
determined, the TLS codes were inserted (predictors) and speculative regions
highlighted, similarly to the work described by [Zhai et al., 2002,Zhai et al.,
2004]. There was reliance on speculative processors and speculative-type
compilers (ORC [Wu et al., 2004]). While the results are promising and
there are performance gains, such an implementation still requires a certain
degree of speculation hardware support. Thus, further research is required
to determine whether such a design is practical on non-speculative CMP
hardware.
Prefetching strategies used for pre-computation are examined by [Rab-
bah et al., 2004]. DVS was used for prefetching data and the study presents
detailed analysis of the implemented algorithms. The e ects of excessive
rollback of threads were not examined. This means that ameliorating par-
allelism through data prefetching could only achieve limited parallelism due
to the increase of data and memory tra c.
Research by [Tubella and Gonzalez, 1998,Marcuello et al., 1998] exam-
ined CS that potentially increases parallelism through branch prediction tech-
niques. This is considered to be the most widely studied CS. CS monitors
the control flow of an application and attempts to accurately predict the
future path of the program. The technique is well suited to loops, that is,
iterations and the execution of the loops. However, CS is also widely used
in non-multithreaded architectures, albeit it has not seen a wide adoption
in multithreaded and multicore processors. The authors presented details of
the application of CS to multithreaded processors. However, CS relies upon
the compiler to accurately locate the loop and transform each loop with CS
codes.
The use of their compiler on a four-context multithreaded processor with
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concurrent threads is demonstrated. Unfortunately, the way data dependen-
cies occur within the loops, particularly if multiple threads are concurrently
executing, was not demonstrated in either article. Moreover, there was no
clear indication how multiple threads (CS loops) are managed should a de-
pendency occur. Hence, the approach works well, but only when loops do not
have data dependencies. The scheme does not require specialist TLS hard-
ware even though the authors implement a current loop stack (CLS) that
stores the current and predicted pointers to branches within the loops, which
could be a pure software approach or a hardware mechanism. To summarise,
the authors presented a unique CS-compiler based approach. However, for
modern code patterns containing simple and/or complex dependencies, the
approach is not applicable, partly because current multicore processors do
not have the additional logic required for CS.
DDS refers to techniques that execute parts of code, exclusive of a com-
prehensive knowledge of data dependencies. Dependencies are typically iden-
tified in both compiler and hardware; in particular [Marcuello et al., 1998]
attempted to extend DDS and used them together to speculate on depen-
dences through memory. Memory references for which e ective addresses
have not been calculated or are unknown are referred to as ambiguous ref-
erences. They introduced a novel architecture, the dependence speculative
multithread architecture (DeSM), which attempts to predict inter-thread de-
pendences when they are unknown for both register and memory dependen-
cies. It is currently unknown how well the DeSM is able to cope on a true
multicore processor, without any DeSM logic support.
3.5 Summary
This chapter has provided a background to TLS, that has existed for many
years, in many di erent schemes and implementations that share a com-
mon theme of resolving dependencies. The use of TLS compilers and TLS
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hardware has predominated prior research. Whether bespoke and special-
ist CMP or general purpose CMP was used, most research was conducted
on symmetrical CMPs (with or without TLS hardware support). There has
been no reported research that uses asymmetrical hardware for TLS or for
implementations that resemble the TLS philosophy. As industry is moving
towards energy-e cient processors and minimising their use of hardware that
requires complex speculative support [Park et al., 2003,Kahle et al., 2005], it
is placing more cores onto a single chip processor, emphasising power-saving
logic without compromising on performance. TLS hardware has become less
popular on conventional processors. It is believed that a lightweight specu-
lation or TLS derivative schemes must be derived from software that works
with generic hardware support.
The use of CMPs without TLS hardware (exploitation of on-chip hard-
ware) has been reported. However, conventional CMPs do not support TLS
hardware albeit that they provide some form of speculation [Kahle et al.,
2005]. TLS processors that do implement deep speculation attempt to in-
crease the number of transactions to cover memory latencies. An important
observation is that speculative execution is ine cient. This ine ciency is
due to the extra computation needed to preserve correct speculation. This,
in turn, is proportional to the extra dynamic power needed because of the
poor use of available conventional hardware support. As discussed in Sec-
tion 3.4.4, such hardware requires the use of additional hardware and can be
expensive and also increases power consumption. Current processor design-
ers are more energy conscious and modern processors aim to use less power
than their predecessors, yet have high compute-throughput with a significant
reliance on software optimisation techniques [Shen and Lipasti, 2006].
As traditional cache-based memory hierarchies require data cache access,
this creates a significant burden on the design [Zheng et al., 2011]. Data
cache-hit and cache-miss detection embedded in the time-critical path re-
quires page translation. This means that tag array contents must be com-
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pared, to determine a cache hit. Attempting to overcome cache hit and miss,
speculation is used together with an application program. This chapter has
explored speculation techniques including hardware-based speculation, which
increases complexity and dynamic power dissipation and requires many tim-
ing critical paths throughout the circuitry design. Speculation also impacts
operation latency, circuit timing and design complexity and confounds data
cache behaviour and code generation in the compiler. Finally, this chapter
has introduced elementary terminology of the Cell Broadband Engine pro-
cessor. Chapter 4 introduces the Cell processor and its use with software
support to create a dynamic recovery system (DRS), which follows a very
similar approach to TLS; however, the DVS is encapsulated in the Lyuba
framework. The framework underlying philosophy is based on TLS when
data recovery is initiated.
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Chapter 4
Computer Architecture and the
IBM Cell Broadband Engine
After describing thread-level speculation (TLS) in the previous chapter, this
chapter will investigate the Cell Broadband Engine (BE) processor and high-
lighting the significant di erences between a Cell processor and the conven-
tional architecture of a chip multicore processor (CMP). However, this chap-
ter will not focus on speculative processors, as these CMPs are not available
for this study and are beyond scope for this chapter (see Chapter 3 for a brief
overview of past TLS research based on speculative hardware).
After reviewing the Cell BE, the following chapter will delve into the
experimental framework designed for the Cell processor. Section 4.5 gives
a brief overview of the Cell processor considering the components of the
Cell BE chip that are directly relevant to this study. Information on the
other components of the Cell chip can be found in the referenced material.
Previous research has focused on extracting parallelism from a higher level
such as data- and thread-level parallelism.
This chapter will focus on the fundamental primitives of parallelism fol-
lowed by a summary of Amdahl’s Law and then a brief overview of synchro-
nisation, an outline of symmetric and asymmetric architecture and finally
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the IBM Cell processor itself.
The history of microprocessor architecture has been one of making use of
an ever-increasing number of transistors to provide higher levels of perfor-
mance. Microprocessor architectures including both symmetric and asym-
metric multicore processors have been established for a considerable amount
of time and now dominate most desktop and server environments.
Current symmetric multicore processors encompass a typical homoge-
neous design where all traditional processor elements (PEs) are coupled
together on the same silicon chip (SoC1). These conventional CMPs are
now increasingly facing performance limits such as memory latency, band-
width and power constraints. Moreover, increasing the processors frequencies
(clock rates) and deepening pipelines have shown diminishing results [Ora-
cle, 2005, Laudon and Spracklen, 2007]. The other side of this architecture
spectrum is asymmetrical multiprocessors such as the IBM Cell processor –
see Section 4.4. The IBM Cell design implements many simpler cores that
inherently provide high parallel performance as opposed to complex cores
that provide a respectable serial performance.
In [Balakrishnan et al., 2005] the authors conclude that the performance
of a symmetric CMP is beneficial regardless of whether the applications
have parallel or serial regions of code. Moreover, the authors state that
high-performance cores are still required, which could further increase the
speed-up of both parallel and serial code. The popularity of symmetric ho-
mogeneous processors remains due to time-to-market pressures so reusing
hardware designs allows non-recurring engineering costs; so simplifying an
already complex design and programming for a symmetric processor is typi-
cally easier than an asymmetric processor such that all cores on a symmetric
CMP are identical [Halfhill, 2007].
Both symmetric and asymmetric processors are going through dramatic
changes by extracting more performance from each complex and power-
1System-on-chip.
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hungry core, which has become a di cult proposition. However, incorporat-
ing multiple cores on a silicon die is relatively modest due to the continuing
advances in process technology, therefore major microprocessor vendors are
marketing multicore (CMPs) with two, eight and more cores; such micro-
processors allow and support many threads executing simultaneously [Cho
et al., 2008]. Clearly, packaging additional transistor counts within a proces-
sor core no longer increases performance; hence multiple cores are packaged
into a single processor causing a dramatic increase in performance [Guccione,
2008].
4.1 Instruction-Level, Data-Level and Thread-
Level Parallelism
This section will briefly explore the basic building blocks of parallelism, start-
ing with instruction-level parallelism (ILP) [Laudon and Spracklen, 2007].
ILP is the lowest level to achieve parallelism by issuing multiple instruc-
tions per clock cycle [Lo et al., 1997]. The ILP technique has been widely
researched [Hennessy and Patterson, 2007], with ILP being the primitive in-
struction issuing mechanism in superscalar processors. With ILP, there are
known hazards that prevent an instruction in the instruction stream from
executing.
Table 3.2 identifies the three fundamental hazards that are fully described
in [Zaharieva-Stoyanova and Jantschii, 2003]. Both structural and control
hazards are recovered in hardware and are typically not visible to program-
mers, but a data hazard is visible to the application layer. A great deal of
research continues to investigate this particular area. By focusing on tech-
niques such as speculation to overcome data hazards, many proposals have
been introduced including speculative processors (see Section 3.4.4). Control
hazards can cause a significant loss in performance. Moreover many schemes
have been proposed from freezing or flushing the pipeline, to delay the branch
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process [Hennessy and Patterson, 2007].
The data-level parallelism (DLP) [Pericas, 2003] paradigm uses vector in-
structions (vectorisation techniques) to concurrently execute a single instruc-
tion as multiple instances. Such a technique can produce a large amount of
parallelism for many consecutive cycles [Espasa and Valero, 1997]. Another
form of parallelism is thread-level parallelism (TLP), which is considerably
more visible than ILP to a programmer. A programmer is able to create, con-
trol and destroy threads in TLP, while ILP is completely controlled within
the CPU hardware. A thread is a unit of work with its own instructions and
data. ILP exploits implicit parallel operations: it explicitly exploits multiple
threads of execution that are intrinsically parallel.
TLP has been widely exploited, and its application to multiprocessors
has been widely researched [Hennessy and Patterson, 2007]. The Cell ar-
chitecture exploits ILP with scheduled power-aware multi-issue microarchi-
tecture [Gschwind, 2007], and simultaneously the architecture supports the
scheduling of parallelism between multiple execution units, which naturally
allows dual instruction issue for both types of processing cores.
A detailed review of the above three forms of parallelism is beyond the
scope of this study. However, most of the work on TLP has so far been
applied to symmetric multiprocessors (SMPs); this study will extend TLP
to an asymmetric multicore processor. The critical importance of TLP is
to allow multiple threads of execution to exist and share functional units
of a single processor. This form of sharing is similar to that of hardware
independent pipeline overlapping [Hennessy and Patterson, 2007].
With ILP reducing memory latency by concurrently servicing multiple
outstanding cache misses. However, when clusters of cache misses occur,
this results in the CPU to reload those caches e ected by cache miss by a
sequence of memory accesses. This increases the memory latency and can
potentially halt program execution on the processor until the cache has the
correct data.
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To reduce this limitation, the Cell cores support a stall-on-policy that
allows applications to initiate multiple data cache reload operations through
the use of simple deterministic scheduling rules such as overlapping mem-
ory accesses precipitately of data use. A new form of parallelism has been
integrated into the Cell architecture, known as compute-transfer parallelism
(CTP).
CTP exploits available memory bandwidth more e ciently by decoupling
and parallelising data transfer and processing. CTP considers data move-
ment as an unequivocally scheduled operation controlled by the program to
improve data delivery frequency [Gschwind et al., 2007]. Furthermore, CTP
independently sequences and targets block transfers of up to 16 KB compared
to software-directed data prefetch that is only able to access small amounts
of data per prefetch request. This study will focus on threads of execution
and more specifically communication between threads on hardware.
4.2 Automating and Manual Parallelism
Section 4.1 briefly outlined di erent forms of parallelism mechanisms. The
ability to automate this process is considerably more desirable and removes
the burden of parallelising applications. However, to apply automation, the
application itself must have the following three characteristics before au-
tomation can be easily parallelised: regular data access, few unpredictable
branches in the instruction stream and comparatively independent tasks or
phases (such as database applications). Such automation is encompassed
within a compiler.
Applications such as dense matrix (floating point) applications tend to
have a large degree independent processing and are suitable for automated
parallelisation. It must be noted that the automation of parallelisation
(within a compiler) is more suited to an application in which the write ac-
cesses to data form some sort of pattern. This pattern could naturally exist
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or can be made such that the application can be distributed over independent
memory locations [Prabhu, 2005].
There are a considerable number of applications that are di cult to par-
allelise such that a pattern does not present itself in the program structure.
This is typically caused by applications with irregular control flow and com-
plex data access. Furthermore unpredictable data access with dependent
variables (dependencies) and branching, such as integer applications, are
clearly not suitable for automated parallelisation. Therefore such applica-
tions with limited parallelism were implemented using data structures and
algorithms that obscured inherent parallelism. The approach that a program-
mer chooses and the use of algorithms with low TLP can obscure attainable
parallelism, in particular the use of recursion and iteration. Iterative loops
such as For loops tend to exhibit control flow and data parallelism with each
iteration.
All but the final iteration will occur regardless of the task being processed
by the previous iteration. This entails the computation generally remaining
independent between iterations. Conversely, recursion simplifies program-
ming whereby control flow and data dependency depends on the results from
the computation in the previous portion of the recursion, which is inherently
di cult to predict and parallelise.
Applications with obscured parallelism have often been implemented on a
uniprocessor platform. Applications targeting uniprocessors were able to fre-
quently reuse variables; for example, applications implementing a stack-based
algorithm with small working sets typically yields good data locality. There-
fore, a programmer who attempts to extract parallelism from an application
that is not inherently parallelisable must either implement a framework or
redesign the algorithm to achieve parallelism. Furthermore, microprocessors
that are multicore in design require algorithms to be designed to harness
the increased computing resource even if this produces slightly less e cient
and/or more complex code.
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4.3 Microprocessor Architecture
It is well known that microprocessor designers can no longer just rely on
higher clock rates, deeper pipelines or instruction-level parallelism (ILP) for
meaningful performance gains [Claydon, 2007].
The need for energy e cient processors that operate with a low thermal
envelope dissipated of a uniprocessor has continued to be a primary factor
in the design and development of a microprocessor. Conversely, the impact
performance imposed by memory latency and bandwidth, power and increase
in chip size have resulted in diminished returns from increased processor fre-
quencies achieved, by reducing the amount of work per cycle while increasing
pipeline depth. Microprocessor development and fabrication must take into
account the memory wall [Wulf and McKee, 1995] whereby latencies between
memory and higher processor frequencies are increasing and the latency is
becoming a definite limiter. For example, a multi-GHz processor is mea-
sured in the hundreds of cycles, combined with symmetric architecture with
shared memory and main memory, e ects the latency that can tend towards
thousand processor cycles (or more).
Current and past research has a tendency to deploy frameworks on com-
mercial and/or commodity multicore or symmetrical processors with conven-
tional sequential programming semantics that sustain only a limited number
of concurrent memory transactions.
In a sequential model, the assumption is that each instruction is com-
pleted before execution of the next instruction per thread. If data or instruc-
tion fetch issues are missed in the caches this would impact and result in
access to main memory.
When TLS is incorporated into the runtime execution and some schemes
requiring hardware support to maintain a speculative state can exacerbates
power consumption, increased heat dissipation and resource utilisation. More-
over, a non-speculative state has to be maintained in order to safely continue
processing. Dependencies occurring from any previous states that are missed
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in caches require an even deeper speculation which results in significant over-
heads [Kahle et al., 2005]; overheads include state administration, recovery
and the probability of useful work that is speculated decreases rapidly as
processing time continues.
The IBM Cell architecture aims to improve the e ective memory band-
width achievable by improving the degree to which software can tolerate
memory latency [Flachs et al., 2007]. Memory bandwidth limitations are
latency-induced, and increasing memory bandwidth at the expensive of mem-
ory latency can be counter-productive. Therefore, microprocessor design-
ers must recalculate and design the organisation of a processor that allows
an increased memory bandwidth that e ectively allows increased number of
memory transactions in flight to reduce the memory wall e ect [Kahle et al.,
2005].
An associated factor to microprocessor design is power density in CMOS
processors which has steadily increased and is proportional to processor fre-
quency; moreover dual issue pipelines can sustain large number of instruc-
tions per cycle. However, processor frequency cannot fully be realised due to
increased pipeline depth and power limitations, which equates to execution
latency that may degrade performance. This is accompanied by an increase
of data content which requires a large amount of processing, and so micro-
processor designers clearly needed to rethink an alternative architecture to
meet the demand of this increased computation requirement, hence multicore
came into the mainstream [Gorder, 2007].
Microprocessors are unable to achieve their potential if there is not a
constant data stream of work in the form of computer instructions. Anything
that interrupts the flow of instructions to the microprocessor undermines
the power of the processor [Stallings, 2009]. Microprocessor architects have
developed many techniques to assist instruction processing, such as branch
prediction, data flow analysis and speculative execution. Such sophisticated
techniques are made necessary by the sheer power of the processor, and
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these techniques attempt to assist the exploitation of the raw speed of the
processor.
An important aspect in the understanding of resource availability for soft-
ware engineering is the architectural composition of the target hardware, the
IBM Cell. The Cell was developed using the state-of-the-art 90-nm pro-
cess with silicon-on-transistor (SOI), low-k dielectrics and copper intercon-
nects [Yang et al., 2004]. The microarchitecture incorporated many flexible
elements such as reprogrammable and reconfigurable synergistic processors
and/or input/output (I/O) elements that support many system configura-
tions with one high-volume chip [Gorder, 2007].
Multicore processors are not a new concept but have existed in the aca-
demic field, in particular in the scientific environment [Geer, 2005]. Com-
pared to a uniprocessor, a multicore processor allows multiple tasks to op-
erate in true concurrency. However, the complexity of an individual core
depends on the chip manufacture. The composition of processor interconnec-
tions and architectures is well established from symmetrical multiprocessor
(SMP) to chip multicore processors (CMPs), but memory access from inter-
nal and external forces remains an important issue, and more specifically, the
way programs can make e ective use of available computing resources while
trying to ensure that memory use remains optimum from a programmer’s
perspective is a particularly important issue.
Chip designers continue to improve capabilities and features and to in-
crease the number of physical cores on a single processor; however, limitations
still exist which include increasing the issue rates of a processor, which re-
quires an increase of fetch instructions for data from memory. Moreover, the
fetch access per cycle and branches per cycle need to increase. Further in-
creases in the complexity of hardware could adversely reduce the maximum
clock rate. Another key criteria is the power issue [Pedram, 1996] such that
increasing the complexity of the circuitry and increasing the logic set would
directly a ect power consumption, which is a function of both static power
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(power growing proportionally to the transistor count) and dynamic power
(product of the number of transistors switching between states and the rate
at with the switch occurs) [Hennessy and Patterson, 2007].
Increasing the e ciency by extracting a greater degree of parallelism is
limited by power, and such a constraint has been considered and it is widely
accepted that modern microprocessors are primarily power limited. As stated
in Section 3.5, speculation does provide additional assistance and support
for parallelism but the ine ciency of speculation overheads and the power
issue from speculation support has resulted in limited or no support for, and
integration of, speculative mechanisms in commercial multicore processors.
The performance between the processor and system memory has grown
[Mahapatra and Venkatrao, 1999]. However, the emergence of compiler tech-
nologies attempt to enhance performance using instruction scheduling by ex-
ploiting pipelined architectures and handling register allocation to reduce
the impact of processor-memory di erences, and optimisations is beyond the
scope of this thesis, but these topics are more fully described in [Hennessy
and Patterson, 2007] and [Pas, 2002].
The next subsection will briefly explore Amdahl’s law and its application
to modern programming paradigms and processors and whether its applica-
tion is still relevant (including applicable to asymmetric architecture).
S(p) = 1
s+ (1≠ s)/p (4.1)
4.3.1 Amdahl’s Law
The application of Amdahl’s law (see Equation 4.1) is widely cited, in fact
Amdahl’s law has become one of few laws in computer science concerning the
percentage of a serial processing relative to the overall program execution
time using a single processor.
In Equation 4.1, s represents the serial fraction and 1≠ s represents the
fraction of the application that can be parallelised. With P representing the
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number of processors used to achieve the greatest speedup.
The law is independent of the number of processors available in the system
[Shi, 1996]. Amdahl’s law states that the attainable speed-up of a parallel
algorithm is constrained by the percentage of the algorithm that is performed
sequentially.
In [Koivisto, 2005], the authors attempt to apply the law to multicore pro-
cessors and their article attempts to outline potential parallelism or using an
assumption that no natural parallelism exists. Therefore, eliminating inter-
nal dependencies that typically exist in most algorithms potentially creates
parallelism. In some cases, the original algorithm is parsed and transformed
into a new algorithm to satisfy parallelism prerequisites [Trinder et al., 1993].
The principal use of Amdahl’s law is to show the potential speed-up
from a design perspective, equating to potential performance increase. If
the speculative speed-up value is attainable and significant in value, then
the algorithm should be considered for parallelism. However, measuring the
performance (speed-up) is more complex for multicore architectures. The
original incarnation of the law did not consider a finite number of processors,
so an infinite number of processors can be used (the N argument in the speed-
up equation [see above] is independent of the architecture). Furthermore
[Koivisto, 2005] states,
sequential performance has been historically easier to predict by
examining code execution profiles, or timing code embedded for
each execution unit.
Clearly, sequential code is considerably easier to analyse. However, when
code exhibits dependencies, the analysis is complicated. An important cri-
terion is that Amdahl’s law considers code that is naturally parallelisable
and does not take into account factors such as synchronisation and message
passing.
Moreover, measuring and predicating the execution times for these factors
is particularly di cult. This law has been applied in nearly every research
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study in the previous chapter. The law itself has become quite adaptable to
symmetrical homogeneous processors. However, as stated earlier, Amdahl’s
law does not take into account the factors, which are significant for asym-
metric architecture. Some research has been undertaken to apply the law to
asymmetric heterogeneous processors [Moncrie  et al., 1996,Paul and Meyer,
2007,Hill and Marty, 2008].
In [Paul and Meyer, 2007] the authors give an excellent discussion and
emphase that Amdahl’s law is based upon two assumptions – boundlessness
and homogeneity; hence Amdahl’s law could fail to be applicable to a single
chip heterogeneous processor. Due to these limitations, [Paul and Meyer,
2007] states
improvements are presumed to be isolated from one another.
However, when resources must be viewed as a trade-o  within
a bounded (finite) space, this assumption no longer holds
This research study concurs with the analysis from [Paul and Meyer,
2007]. The Amdahl’s law equation is too simple and does not take into ac-
count significant factors such as synchronisation and message passing, which
are critical to any parallel execution. Ignoring these factors can hinder perfor-
mance for an optimal designed algorithm for both symmetric and asymmetric
microarchitectures. Amdahl’s law highlights the upper bound of achievable
speed-up but in reality a much lower speed-up is achieved (and in some cases
no speed-up is achieved).
4.4 Synchronisation
This section will briefly outline the importance and application of synchro-
nisation. This subsection supports the conclusion of the previous subsec-
tion and highlights the significance of synchronisation that a future speed-up
equation must take into consideration. Parallelising an existing or new algo-
rithm that must execute concurrently on CMP will inherently require some
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type of synchronisation to control the relative order of thread execution and
manage shared data [Roberts and Ahkter, 2006]. A significant amount of
research has been conducted in regards to synchronisation [Cintra et al.,
2000].
Common synchronisation primitives include mutual exclusion (mutex),
semaphores, conditions and signals. This section will only investigate both
mutual and condition synchronisations and will refer the reader to Section
4.5.7 for signals. Mutual exclusion is the process of protecting shared data
multiple accesses by multiple threads. The use of mutexes helps to preserve
data correctness and the integrity of the concurrent system [Butenhof, 1997].
The other cases are the condition primitives, which are used to communi-
cate the condition of a particular state or region of data to other condition
variables.
An example of such use is to signal a thread whether it can continue
or must halt execution, depending on the signal type. This brief encounter
with synchronisation is extremely vital to ensure that concurrent and halted
threads are able to manipulate data correctly, preserving data and system
integrity. Synchronisation is also embedded into speculative systems – see
Section 4.4.
Table 4.1: Cell processor architecture overview.
Specification Clock Rate Bandwidth
Running speed 4 GHz+
Memory bandwidth 25.6 GB/s
I/O bandwidth 78.6 GB/s
Single precision 4 GHz 256 GFLOPS
Double precision 4 GHz 25 GFLOPS
Transistors 235 Million
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4.5 IBM Cell Broadband Engine
This section will investigate a subset of the Cell BE hardware components
that are relevant to this study. Table 4.1 shows a brief specification of the
Cell processor, but for a detailed analysis, see [Kahle et al., 2005, Shimpi,
2005,Blachford, 2005,Takahashi et al., 2005,Gschwind et al., 2006,Gschwind,
2006,Chen et al., 2005,Gschwind et al., 2007].
The IBM Cell Broadband Engine (CBE) is a heterogeneous multicore
processor designed by IBM. The Cell architecture exploits multiple levels
of system parallelism including IPL, TLP, DLP and compute-transfer par-
allelism (CTP). The fundamental characteristic that separates a Cell CMP
from a conventional CMP2 is the physical components, programmability and
an asymmetric architecture [Kahle et al., 2005]. IBM collaborated with SCEI
(Sony Computer Entertainment Incorporated) group and Toshiba, forming
an alliance known as the STI3 group. STI is responsible for the content,
development and manufacturing of the Cell processor [Kahle et al., 2005].
The Cell BE processor was originally designed for media applications such as
gaming, image processing, hi-definition television and computation-intensive
applications [Srinivasan et al., 2005].
Interestingly, the unique characteristic of the Cell processor is the ar-
chitectural composition of an SMT PowerPC core known as the PowerPC
element (PPE), which is a modified general-purpose processor with eight4
vector processor elements known as the synergistic processor element (SPE5).
SPEs are designed to handle computationally intensive tasks with both types
of processor executing in-order instructions. Moreover, the SPEs are inde-
pendent processors, each running an independent application thread. Both
2Intel Multicore Processor.
3SCEI-Toshiba-IBM.
4Typically eight SPEs are found on the first- and second-generation Cell processors.
The processor in the Playstation 3©has six SPEs due to manufacturing yield and one SPE
is utilised by the Sony operating system.
5Also referred as the Synergistic Processing Unit (SPU).
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processor core types share access to a common address space such as main
memory and visibility of each others processor resources through direct mem-
ory addresses. Resources such as local store’s, control registers and I/O de-
vices. Moreover, the Cell architecture ensures data type compatibility across
all processor elements, ensuring that operation semantics are respected to
allow e cient communication of shared data types.
With high performance computing (HPC) processing exponential amounts
of data in a manner that can be partitioned to enable parallel execution with
a greater focus on throughput than general-purpose threads with complex
branching schemes, the Cell processor fits into such an HPC environment.
Having multiple lightweight threads and optimised software pipelines present
both in media-rich and scientific applications allows improved and e ective
hardware utilisation. Moreover, such software design characteristics allow
improved memory and bandwidth and utilisation compared to commodity
memory systems. Interestingly, software that executes on processors that
are typically designed to accelerate a single thread of execution by taking
advantage of ILP, however, are less able to derive benefit from the new mem-
ory systems [Flachs et al., 2007].
A principal limiter to processor performance is memory latency whereby
modern processors can typically lose up to 4000 instruction slots while wait-
ing for data from main memory. Past designs attempted to reduce the wait
cycle by increasing on-chip caches and reorder bu ers that reduce the average
latency, also maintaining instruction throughput while waiting for data from
cache misses. Large caches are able to deliver high hit rates on large data
structures, but the footprint of large on-chip caches consume large amounts
of area that could be utilised for computational elements, and the reuse rate
for much of the data is low. When a cache miss occurs, the processing can
continue through branch predication to fill a reorder bu er but they are dif-
ficult to construct if they are to be large enough to continue through a main
memory access [Flachs et al., 2007].
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As processor performance becomes power limited, leakage current be-
comes an important performance issue. Performance per transistor is the
principal motivation for heterogeneity, with each transistor now being only
a few atomic levels thick and the channels being extremely narrow. These
features improve transistor performance and increase transistor density, but
they tend to also increase leakage current, which is proportional to the area
of the processor. Vendors are continuing to try to extract more performance
per transistor, but since the performance e ciency of caches and reorder
bu ers diminishes as the size increases, another approach is necessary.
The Cell presents unique communication mechanisms (element interface
bus [EIB] and the memory flow controller [MFC]) as well as asymmetric de-
sign. Importantly, the Cell BE supports many system configurations within
a single Cell BE chip. The principal goal that the Cell BE embodied was
to improve the following factors: increase performance by reducing memory
latency, increase bandwidth, improve e ciency of power use and function at
lower operating temperatures [Kahle et al., 2005].
A design principle of the Cell processor was to enable it to run at high fre-
quency with modest pipeline depths and to limit mechanisms such as register
renaming and to have highly accurate branch predictors that are typically
accommodated in conventional multicore processors. Reducing such mech-
anisms reduces architectural complexity where feasible, subject to latencies
from basic resource decisions such as the large register file (2 KB) and a
large local store (256 KB). All data transfers placed on the Cell’s bus (EIB)
are quadword aligned, thus eliminating complex data alignment execution
that is typically associated with scalar data access simultaneously reducing
the number of cycles needed to calculate the memory address of both data
and instructions. For optimal data transfers, all data is aligned at 16 bytes,
which can only be specified through software.
Current CMPs have hit many performance barriers such as memory la-
tency and reduced memory bandwidth [Wulf and McKee, 1995], with sym-
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metric shared memory processors exhibiting latencies near to that of a thou-
sand processor cycles [Drepper, 2007] with frequency scaling diminishing and
deeper pipelines being exhausted. The Cell BE has been designed to alleviate
these problems and as a result the design of its CMP does not resemble or
reflect current conventional CMPs.
Figure 4.1: Cell Broadband Engine block diagram [IBM, 2007a, IBM, 1994].
Note: The EIB consists of four 16-byte-wide data rings: two running clock-
wise. Each ring potentially allows up to three concurrent data transfers,
provided their paths do not overlap [Scarpino, 2008]
.
The Cell’s design reduces control logic and circuit complexity and in-
creases power e ciency [Blachford, 2005,Takahashi et al., 2005]. Figure 4.1
shows a block diagram that highlights the principal components that form
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the Cell processor: the PowerPC processor element (PPE), eight synergistic
processor elements (SPEs), the element interconnect bus (EIB), the memory
interface controller (MIC) and the I/O interface.
The internal communication mechanisms allow the PPE to communicate
with the SPEs through privileged-state and problem-state memory-mapped
input/output (MMIO) registers supported by the memory flow controller
(MFC) for each SPE. The Cell supports additional mechanisms for internal
communication such as mailboxes, signal notification registers and direct
memory access (DMA) [Bai et al., 2008].
Both PPE and SPEs share address translation and virtualisation memory
architecture to support dynamic system partitioning. Moreover, the proces-
sors share system page tables and system functions such as interrupt manage-
ment and data type and operation semantics to allow e cient data sharing
among the processor elements to sustain data type compatibility. Moreover,
it avoids duplicating capabilities across all execution contexts, hence using
resources more e ciently.
Table 4.2: PowerPC Standard Version 2.02.
Specification
32-bit and 64-bit modes of operations – big-endian
Segments and pages allocated in virtual memory
64-bit e ective address (EA) wide
32-bit instructions and word-aligned
64-bit wide registers
32x 64-bit general-purpose registers (GPRs)
32x 64-bit floating-point registers (FPRs)
4.5.1 PowerPC Processor Element
A clear distinction must be made between the following two terms: PowerPC
element (PPE) and PowerPC. PowerPC refers to the microprocessor architec-
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ture and not to a specific processor (IBM, 1994). The PowerPC architecture
defines standards that depict the characteristics that all PowerPC systems
must adhere to – see Table 4.2, which lists a few of these requirements. The
PPE6 is a dual-threaded (two concurrent hardware threads), 64-bit RISC
general-purpose processor that conforms to the PowerPC Architecture ver-
sion 2.02 [Frey, 2005, Gschwind, 2007], and the PPE delivers system-wide
services, such as virtual memory management, exception handling, thread
scheduling and other operating system services.
Furthermore, the PPE exhibits traditional processor characteristics such
as a memory subsystem with separate L1 instruction and data caches (32-
Kbyte each) and a unified 512-Kbyte L2 cache. The PPE is responsible for
the main execution thread (main thread) and for managing the synergis-
tic processor elements (SPEs). The additional coprocessors (SPEs) perform
specialised execution which accelerates the overall execution of a program or
task; for a more detailed analysis of the specification and standards, see [Frey,
2005,Scarpino, 2008].
Figure 4.2: PowerPC Processor Element Block Diagram. (A) illustrates a
simple overview of an PPE. (B) shows the memory subsystems on the PPE.
6Also referred as the PowerPC Processor Unit (PPU).
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Figure 4.2 (A) shows a simple overview of a PPE that encompasses all the
components such as the PPU and PPSS. The PPU of the PPE is responsible
for all processing while the PPSS is responsible for data storage needed by
the PPU. Figure 4.2 (B) depicts the PowerPC Processor Unit (PPU), which
performs the instruction execution, also equipped with an L17 instruction and
data cache. In addition to the instruction execution, the PPU can load 32
bytes and store 16 bytes, independently and memory coherently per processor
cycle [Johns and Brokenshire, 2007].
Conventional x86 CMPs also employ a standard cache hierarchy with a
non-unified L1 cache. However, the key di erence is the PPU PPSS memory
subsystem and its relationship to the PPU [Scarpino, 2008, IBM, 2007a].
Software is utilised to partition and target general-purpose computing
threads, operating system (OS) tasks and computational tasks to a process-
ing core customised for that particular task. For example, the OS is executed
on the PPE while computational tasks are mapped to the SPEs. Such dif-
ferentiation allows multiple schemes whereby tasks are executed on either or
both the PPE and SPE and optimised for their respective workloads, and
this enables significant improvements in performance per transistor [Flachs
et al., 2007].
4.5.2 Synergistic Processor Element
The SPE architecture reduces area and power while facilitating improved per-
formance by requiring software to solve di cult scheduling problems, such
as data fetch and branch prediction. Software solves these problems by in-
cluding explicit data movement and branch prediction directives in the in-
struction stream. As the OS is not able to run on the SPE, it is optimised
for user-mode execution. The Cell BE introduces the synergistic processor
element (SPE) which delivers the majority of the Cell BE’s compute perfor-
mance. The SPEs are accelerator cores implementing a novel, ubiquitously
7L1 cache represents the closest memory to the processor, Level 1 being the nearest.
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data-parallel computing architecture based on the SIMD RISC system and
explicit data transfer management.
An SPE is an autonomous processor element that stores its program
and data into its associated local storage (LS) memory (see Section 4.5.3)
and o ers a new direction of parallelism by supporting autonomous compute
and transfer threads within each SPE. Each SPE is fully integrated in the
PowerPC architecture and shares virtual memory architecture coupled with
a synergistic processor unit (SPU) and a synergistic memory flow controller
(MFC).
Each SPE thread has the capability to execute independent compute
and transfer sequences. The kernel/application layer interacts with an SPE
thread that controls the entire SPE heterogeneous core. The SPE thread
is created within the Cell SDK environment and allows the application to
control the state of an SPE. The SPE threads are able to fetch their data
from system memory by issuing DMA transfer commands independently
[Gschwind et al., 2007].
However, an SPE has not been designed to run a complicated system
such as an operating system. Therefore the SPE incorporates techniques
that attempt to limit latency by using techniques such as software pipelining
[Gschwind, 2007].
The hardware within an SPE is limited and cannot su ciently execute
tasks that require branching prediction or advanced caching, nor does an
SPE have an out-order execution, separate fixed-point, floating-point or vec-
tor registers, but each SPE has a unified register file which is commonly
found in traditional and conventional processing elements such as the PPE
and PowerPC processors. Hence, as the SPE does not support the execution
of a complete operating system, it therefore cannot allow a multithreaded
environment and only has access to its own 256-KB local store (264 bytes
via DMA). SPEs are e cient vector processing units which have been de-
signed for accelerating numerical computation, predominantly optimised for
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Figure 4.3: Synergistic Processing Element. (A) illustrates a simple overview
of an SPE. (B) shows the odd and even pipeline on the SPE.
processing intensive application [Gschwind et al., 2007], more precisely
SPEs in the Cell BE have been designed to bear the computa-
tional workload of an application [IBM, 2007b].
The SPE architecture is based upon the pervasively data parallel com-
puting (PDPC) model, whereby the processor architecture exploits the wide
data paths such as scalar and data-parallel SIMD execution on these wide
data paths. Furthermore, having wider data paths potentially eliminates a
considerable number of hardware overheads such as additional issue slots,
separate pipelines and complex scalar units [Gschwind, 2007].
Moreover, the wide data paths in the SPE accommodate instruction mes-
sages from memory to the execution units available on the SPE. The SPEs
adapt additional logic circuitry, which enables e cient communication with
other processor elements (PE) through an advanced proxy controller known
as the memory flow controller (MFC) (see Section 4.5.5); this proxy controller
is leveraged and optimised for the Lyuba framework.
Figure 4.3 (A) shows a simplistic overall block diagram of a single SPE,
clearly showing a unique design that is very unconventional compared to
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a typical general-purpose processor. In fact, the SPE represents a similar
design approach to a DSP processor, due to its distinct hardware logic, an
on-board memory controller and the architectural design itself. Figure 4.3
(B) shows a more detailed view of the pipeline.
Table 4.3: SPU even and odd functional units.
Even pipeline Odd pipeline
(SFX) SPU even fixed-point unit (SFS) SPU odd fixed-point unit
(SFP) SPU floating-point unit (SLS) SPU load and store unit
(SSC) SPU channel and DMA unit
Each SPU is designed with an even and odd pipeline (see Table 4.3).
The importance of this pipeline in relation to speculation is the ability to
process, fetch and put data to and from memory, while traditional TLS
based processors (see Section 3.4.4) require dedicated hardware. The Cell
allows the programmer to create applications and use the on-board logic
communication mechanisms for the needs of the application.
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Table 4.4: MFC component description.
Component Description
(DMAQ) Direct memory access queue
Storing up to 16 requests from the local
SPU acquiesced through the SPU channel
interface to the MFC. Also stores up to
eight requests from remote SPEs and
PPEs transferred through the memory
mapped I/O interface.
(DMAE) Direct memory access engine
Controls the transfers of data blocks
between the local store of SPE and system
memory with transfers ranging from a
single byte to 16 KB. For larger data
transfers, the DMA is able to use DMA
list commands that can be used to support
non-contiguous data transfers.
(MMU) Memory management unit
Provides the ability to translate addresses
between a processes e ective address (EA)
and the real memory address.
(RMT) Resource management unit
Enables locking of translations in the
MMU and supports bandwidth reserva-
tion of the EIB.
(AU) Atomic unit
Enables snoop-coherent cache to imple-
ment load-and-reserve/store-conditional
memory synchronisation that can be used
to synchronise data between SPEs.
(BIC) Bus interface control
Assists the MFC to access the high-speed
on-chip EIB. Also provides access to
memory-mapped registers that provide
an interface to distribute DMA requests
from remote processor elements (PEs) and
updates the virtual memory translations
and to configure the MFC.
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Table 4.4 outlines functional units that support the SIMD-RISC instruc-
tion set [Johns and Brokenshire, 2007]. The remaining functional unit, the
SPU control unit (SCN), is associated with both pipelines, in addition to
the SPU register file. The SCN performs management operations such as
fetching and transmitting instructions to the functional execution units on
the pipeline, and the SCN handles branching.
The LS is investigated in Section 4.5.3 and the MFC in Section 4.5.5.
For a detailed analysis of the SPU components see [Torre, 2009, Johns and
Brokenshire, 2007, Scarpino, 2008,Kahle et al., 2005]. Dual issue is limited
to instruction sequences such that instructions are scheduled to match the
resource profile of the SPU due to no instruction reordering being provided to
increase the potential for multi-issue. Another limitation that SPE presents
is that execution units are not duplicated, which could inherently increase
multi-issue potential.
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Figure 4.4: Internal organisation of an SPE
Figure 4.4 shows the organisation of an SPE with key bandwidth (per
cycle) labelled between units. It uses 32 four-byte instruction groups which
are fetched from the LS when idle; each fetch group is aligned to 64-byte
boundaries to advance the e ective instruction fetch bandwidth such that
fetched lines are sent to the SPUs instruction line bu er (ILB) in two cycles,
storing 3.5 fetched lines. All half-line hold instructions are sequenced into
the issue logic, while another line holds the single entry software managed
branch target bu er (SMBTB) [Flachs et al., 2007]. Two instructions are
used for inline prefetching and are also sent at the same time from the ILB
to the issue control unit.
All instructions that are issued by the SPE are completed in program
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order; no reordering or renaming of instructions takes place. The SPE has
a dual-issue pipeline that resembles VLIW architecture such that each SPE
is able issue up to two instructions per cycle (IPC) to nine execution units.
Pairs of instruction can be issued together if the first instruction is initiated
with an even address and channelled to an even pipeline unit while the sec-
ond instruction is sent to the odd pipeline. The execution units on each
SPEs are allocated to pipelines, to allow is to maximise dual-issue e ciency
for a variety of workloads and allow very high performance [Flachs et al.,
2007]. The micro-architecture of the SPE pipelines simplifies resource and
dependency checking, and reduction of hardware-logic devoted to instruction
sequencing and control.
Conventional CMPs are complex in design and operation. By utilising
the accessible transistor resources on a single wafer or chip; this enables mul-
tiple threads of execution to retain large amounts of data on the processors
primary register file.
Each SPU has simpler pipeline architecture and requires less energy to
operate [Gschwind et al., 2006]. It should be mentioned that the Cell allows
di erent programming models whereby the SPEs perform compute-intense
operations such as media and numerical data processing while the PPE exe-
cutes more traditional instructions such as branching, coordinating SPE tasks
and handling requests from SPEs and other elements of the Cell processor.
The PPE can also execute complex systems such as the operating sys-
tem [Williams et al., 2006]. Conventional processors support scalar types
with scalar hardware including the PPE, but the SPU does not have sep-
arate hardware support for scalar processing and relies on the compiler to
transform scalar code into vector code which is aligned and optimised for
SPU execution.
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4.5.3 Local Storage
The local storage (LS) is a 256 KB unified register file (128-bit wide bus) that
is located on each SPE. The unified register file stores all data types such
as integer values, single- and double-precision floating-point values, Boolean
values and addresses. SPE load and store instructions are performed within
a local address space and not in system address space [Flachs et al., 2007].
The local address space is untranslated, unguarded, and non-coherent with
respect to the system address space, and it is serviced by the LS. Furthermore,
the register file is able to provide single quad-word element, two 64-bit double-
word elements, four 32-bit word elements, eight 16-bit half-word elements,
16-byte elements or a vector of 128 single-bit elements [Gschwind, 2007]
and [Scarpino, 2008].
The LS memory address is also memory-mapped input/output (MMIO)
to the main memory, and each LS has a separate memory address that is
visible only to its associated SPE and is not coherent in the system. The most
distinctive characteristic of the SPE LS is the unification of both instructions
and data stored within the same register file. It is important not to confuse
the LS with the L2 cache, which is typically a unified memory subsystem,
the cache is managed by hardware cache policies data locality [Drepper,
2007,Furber, 2000] which determines what data is placed into the cache. The
SPE can access the system memory through asynchronous DMA operations
through the MFC (see Section 4.5.5).
To clarify, the LS is not cache memory but a unified register file, which
only supports 128-entry and stores all types of data including condition state-
ments, counters and static pre-computed branch link addresses.
The advantage of such a design is that it allows a compiler to fit compute-
intensive programs into the register files, while supporting such large register
lines that help to reduce considerably hardware administration overheads
such as register renaming, which is another technique implemented in con-
ventional processors to allow large numbers of instructions to be processed
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simultaneously [Kahle et al., 2005]. However, very little e ort is needed
to make e cient use of the LS, even though the LS reduces the hardware
complexity and increases performance of the SPE. Nevertheless, the LS does
provide significant advantages when vector units are employed in the instruc-
tion stream of an application; optimised code for the SPE may present more
opportunities for increased resource utilisation and increased computation
and performance throughput.
With conventional CPUs use caches between processor and main mem-
ory to reduce latency for data fetch and store. Operating directly on main
memory is considerably slower than using registers, hence additional hard-
ware circuitry is needed to cache data and/or instructions, to speed up the
process [Blachford, 2005]. Further exacerbating the situation is the use of
coherence protocols to ensure data validity across the system (including addi-
tional caches and the main system memory). The Cell SPE’s use of an LS and
not a cache reduces the complexity and static power use; such an approach
is quite radical and presents a distinct architectural di erence including for
code design and programming model paradigms.
As with conventional processors interfacing with cache memory, the SPE
registers interface with their LS, delivering data to the SPE registers at an
exceptional rate of 16 bytes (128 bits) per cycle with an upper bound of 64
GB per second. In comparison with conventional processors, these processors
can also transfer a substantial amount of data, but such transfers occur in
short bursts (a couple of hundred cycles at best, which further exhibits the
memory wall issue).
The SPU does not support a separate scalar register file, as this would
complicate data routing for source operands, additional multiplexers are re-
quired which causes an increase in latency and places additional load and
store commands on the bus.
The register file is extremely versatile flexible, such that a program (in-
cluding instructions) is able to utilise all 128 entries to store data values,
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and the register file is fully symmetric from an architecture perspective. The
Cell SPE architecture does not enforce or encourage hard wired specific reg-
ister values that require expensive handling during instruction decoding and
register file access or in bypass and forward logic [Gschwind, 2007]. This
is because the LSs are not caches but a single register file located on each
SPE that allows both compiler and programmer (application developer) to
allocate the available SPE resources to the needs of an application, thus im-
proving programmability and resource e ciency. The SPU register file does
not require complex circuitry to support features such as coherence proto-
cols and with this feature removed, the Cell SPE is able to scale further,
straightforwardly.
The LS supports direct loads, stores and instruction fetches that complete
with a fixed delay and without raising exceptions, and this simplifies the
SPU core design and provides predictable real-time behaviour; such as design
reduces the area and power of the core; moreover, the SPU core is able to
operate at a higher frequency [Flachs et al., 2007].
4.5.4 Element Interconnect Bus
The increase of multiple compute cores on CMPs has resulted in a greater
focus on the on-chip network (OCN) that interconnects the various resources
on the Cell CMP such as the memory and computational units [Ainsworth
and Pinkston, 2007]. The OCN, specially the element interconnect bus (EIB),
is designed to be wire-e cient to improve throughput (e ective bandwidth)
and reduce possible end-to-end latency (communication delay) for a given
cost in relation to the area, power, complexity and other such constraints.
However, the EIB is a high performance internal interconnect bus that
integrates all the internal processor elements and ultimately is the heart of the
Cell processor and enables all communication to take place among the PPE,
SPEs, main system memory and external I/O. The EIB core network fabric
must support high data rates to avoid possible bottlenecks, given that each
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of the 12 elements of the EIB interconnects is capable of 51.2 GB/s aggregate
insertion and reception bandwidth. OCNs in other mainstream commercial
multicore processors have considerably lower bandwidth; typically less than
15 GB/s per core. The four unidirectional rings support 16-byte-wide data
rings, with a shared command bus and a central data arbiter over which
128-byte packets are transmitted.
The Cell’s OCN has a peak bandwidth of 204.8 GB/s8 and has separate
communication paths for commands such as data transfer requests to or from
other elements on the bus [Gschwind et al., 2007]. As shown in Figure 4.1, the
data transfers occur across four unidirectional rings, which are accompanied
by a communication controller and a high-bandwidth bus, interfaces that are
all integrated on-chip [Kistler et al., 2006].
With multiple data paths and a high bandwidth, the EIB can handle up
to 100 DMAs with on-chip interconnect sources and sinks of 16 bytes of data
every other cycle [Flachs et al., 2007]. Traditional modern multicore proces-
sors implement a crossbar OCN that is simpler in design and was considered
for the Cell, but the limited die area and wiring constraints was considered
unfeasible and provided limited scalability, which led to the implementation
of the EIB for the Cell [Ainsworth and Pinkston, 2007].
4.5.5 Memory Flow Controller
The memory flow controller (MFC) serves as the data transfer engine and
facilitates the following functions: a direct memory access (DMA) controller,
a memory management unit (MMU), a bus interface unit and an atomic unit
for synchronisation. The MFC interfaces the SPU with the main storage
8 [Kistler et al., 2006] states "the EIB unit can simultaneously send and receive 16 bytes
of data every bus cycle. The EIBs maximum data bandwidth is limited by the rate at
which addresses are snooped across all units in the system, which is one address per bus
cycle. Each snooped address request can potentially transfer up to 128 bytes, so in a 3.2
GHz Cell processor, the theoretical peak data bandwidth on the EIB is 128 bytes x 1.6
GHz = 204.8 GB/s".
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(e ective address – EA) through SPU channels. The MFC initiates this
communication by transferring DMA commands and data between the local
storage (LS) of the SPU and the main storage.
Furthermore, each SPE supports mailboxes, signal-notification messaging
between the SPEs, PPE and other devices. Also, the PPE and other devices
(including other SPEs) communicate to the target SPE with the associated
MFC through memory-mapped input/output (MMIO) registers which are
associated with the (target SPE) SPU channels. Large or bulk data transfers
are typically initiated through the SPU channels within the SPU or MMIO
by the PPE. MFC programs can be constructed which instruct the SPE to
perform sequences of block transfers via transfer lists that consist of up to
2K block transfer operations.
4.5.6 Direct Memory Access
The direct memory access (DMA) is the main unit that provides communi-
cation for data between di erent SPE LSs and from an SPE LS to the main
system memory e ective address space as specified by the Power architec-
ture [Kahle et al., 2005]. The DMA is a vital communication mechanism
between the SPE and the EIB (see Section 4.5.4). The communication is
initiated by the SPU sending a request to the MFC with a single DMA such
as a PUT or a GET command.
The DMA primary operations are the PUT and GET commands that are
further interleaved with fence and barrier mechanisms [Scarpino, 2008, IBM,
2007b]. The SPU is able to transport data in 1, 2, 4, 8 and 16 bytes or
16-byte multiples up to a maximum of 16 KB (16,383 bytes). Also, the
transfer is performed at byte alignment, with a 128-byte boundary being the
most e cient. Small data sizes are also supported whereby the associated
data types that are naturally compatible such as 1-byte chars aligned on 1-
byte boundary, 2-byte shorts aligned on 2-byte boundary and so forth. Each
SPE supports 8-byte-wide inbound and outbound data busses allowing the
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SMA engine to support transfer requests generated by both the local SPU
and the requesters external to the local SPE. The external request queue
holds external programmed requests or incoming EIB read or write received
requests that are translated addresses within the system real-address range
assigned to the LS.
The DMA engine can process up to 16 commands simultaneously, perform
scatter and gather operations from system memory and set up a complex set
of status reporting and notification mechanisms. Each command can fetch
up to 16 KB of data, but each data transfer is divided into 128-byte packets
for the on-chip interconnect while supporting up to 16 packets in flight at
a time; the Cell’s DMA commands are significantly richer than a standard
set of cache prefetch instructions. Software is able to achieve a much higher
bandwidth utilisation through the DMA engine than traditional hardware
prefetch engine. The DMA has a higher fraction of useful data transmitted
across the processor than a speculative prefetch engine design.
Using the SPEs DMA component for synchronisation messages, the Cell
is able to reduce power consumption by queuing multiple messages on the
channel interface on the SPE (via DMA). Such a process does not incur delay,
until the channel capacity is exhausted, but each device is able to allocate
one or more channels whereby messages can be sent to or from the SPU.
When a channel becomes exhausted (no slots are available), the write or
read instructions stall and the SPU stalls in a low-power wait mode until the
device becomes ready. Interestingly, the channel wait mode can often be a
substitute for polling and represents significant power savings [Flachs et al.,
2007]. Channels on the SPU are accessed through three instructions: read
channel, write channel and read channel count (measures channel capacity).
Before a request is sent to the bus (EIB), the memory management unit
(MMU) translates all DMA request addresses while software is able to check
or be notified when requests or groups of requests are completed.
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4.5.7 Signal and Mailboxes
Each SPE has two inbound (32-bit register) signal notification channels. Both
signal channels can be configured for logical and mode one-to-one signalling
or overwrite many-to-one signalling. The configuration of the signal modes is
done when the SPE context is initialised. The signal mechanism is considered
to be more system aware, such that signals can be transmitted between SPE
and other components also used for DMA notifications that are coupled with
tag group identifiers. The Cell provides a custom 32-bit communication
mechanism between an SPE and the PPE mailbox. Each SPE has three
mailboxes: one inbound and two outbound.
Firstly, the inbound mailbox is a 32-bit queue storing four 32-bit messages
from the PPE, with non-interrupting and interrupting outbound mailbox
supporting one 32-bit message each. Mailboxes are optimised for communi-
cation between an SPE and the PPE. Furthermore, an SPE is able to write
to its associated outgoing mailbox with the intended recipient consuming the
message at the appropriate time.
4.5.8 Software Cache and Memory
Certain applications tend to operate more e ectively in cache-based proces-
sors. A PPE has a cache but the SPEs have LSs that are not caches. With
processing distributed between both PPE and SPEs, the Cells SPUs have
LSs that can emulate cache memory. Furthermore, the programmer can
specify either all or part of the LS to be allocated as software cache mem-
ory [Scarpino, 2008]. Using the SPE LS with copy-in copy-out semantics
does not require coherence maintenance, performed on the primary memory
operand repository (LS).
With the software cache providing greater application flexibility, the Cell
further attempts to increase e ciency of the memory subsystem by allow-
ing the memory address translation to be performed during block transfer
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operations.
In [Gschwind et al., 2007] the author highlights significant advantages that
include a single address translation which can be used to translate operations
corresponding to an entire page for access during data transfer instead of dur-
ing each memory operand access. This also leads to a significant reduction
in ERAT and TLB access, thereby reducing power dissipation and eliminat-
ing expensive time-critical ERAT miss logic from the critical operand access
path. Transferring data in blocks therefore improves e ciency in terms of
utilisation, and can further optimise the Cell’s memory interface bandwidth.
By using a fixed protocol [Gschwind et al., 2007] the overhead per request can
be remunerated over a bigger set of user data, thereby reducing the overhead
per use.
Area and power e ciency are important enablers for multicore designs
that take advantage of parallelism in applications, where performance is
power limited. Every design choice must trade o  the performance that
a prospective feature would bring versus the prospect of omitting the feature
and devoting the area and power towards higher clock frequency or more
SPE cores per Cell processor chip.
Power e ciency drives a desire to replace event and status polling per-
formed by software during synchronisation mechanisms that allow for lower
power waiting. Understanding power, energy and thermal issues for multicore
processors is beyond the scope of this thesis and is described in more depth
by [Moncrie  et al., 1996] where the authors explore the design space related
to physical cores, L2 cache size, processor complexity and power constraints.
Furthermore, in their paper, the authors outline the e ciency of power and
thermal issues in conjunction with modern applications that exploit TLP.
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4.6 Summary
This chapter has primarily focused on computer architecture and the IBM
Cell processor. Firstly, identifying fundamental parallelism, with the out-
come of current and future parallelism must come from TLP from a software
perspective. With processors constantly increasing in compute ability – that
is, increasing the number of processing cores, microprocessor architects are
increasingly aware of power limitations; in fact, both static and dynamic
power consumption is the primary focus, hence microprocessor architects are
always increasing e ciency, by reducing unneeded circuitry that does not
improve the overall e ciency or reducing power consumption.
The SPE has no additional reorder bu ers, register-rename units and
commit bu ers that reduce core power dissipation. However, the resource
profile is known to the compiler and is able to schedule instructions to the
resource profile. Moreover, ILP is utilised in the Cell architecture which at-
tempts to reduce power ine ciency of wide issue architectures as no execution
units with their inherent static and dynamic power dissipation are added for
marginal performance increase [Gschwind et al., 2007]. Speculative hardware
increases circuit complexity; increase of dynamic power use with overheads
and ultimately speculative hardware does not give results. The SPE and
its architectural specification were inherently designed and optimised for low
complexity and low area implementation.
This chapter also delved into Amdahl’s law that calculates the speed-up
by calculating the percentage of serial processing relative to the overall pro-
gram execution time using a single processor. However, its simplicity does
not take into account significant factors such as synchronisation and message
passing. The chapter concludes with an overview of the IBM Cell micropro-
cessor, which consists of two di erent core types in order to maximise the
available system performance.
The Cell has been designed to address the diminishing returns obtain-
able from a frequency-oriented single core perspective by exploiting appli-
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cation parallelism and embracing CMP [Gschwind et al., 2007]. The LS
abstraction provides a dense, single-ported operand data storage with de-
terministic access latency compared with speculative hardware caches that
provide non-deterministic timing; moreover, the LS provides the ability to
perform software-managed data replacement for workloads with predictable
data access patterns which attempts to further reduce long latency of mem-
ory operations and gives flexibility to both program and programmer.
The Cell architecture presents a unique change from conventional micro-
processors and gives more visibility of hardware capabilities to the program-
mer, while increasing the flexibility of programming models including the
RPC model to functional processing pipelines of several accelerator cores.
Ultimately, it is the responsibility of the programmer to harness the comput-
ing power as well as control of the system. Moreover, the Cell architecture
places an increased emphasis on compiler optimisation to generate more e -
cient and optimised machine object code, that is increase compiler e ciency
in register allocation.
Parallel execution becomes energy-e cient because the e -
ciency of the core is increased by dual issuing instructions: in-
stead of incurring static power for an idle unit, the execution is
performed in parallel, leading directly to a desirable reduction in
energy-delay product [Gschwind et al., 2007].
The next chapter presents our implementation of a dynamic recovery sys-
tem that is influenced by traditional speculation execution systems. However,
no use of speculation is implemented moreover, this research capitalised the
hardware feature set to enhance the overall execution of the program while
dynamically handling violations when they are generated.
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Chapter 5
Introducing the Lyuba-API
Framework
This chapter will investigate the Lyuba framework, manual programming
and the L-API that details the main functions and description of the high-
level execution model. Furthermore, this chapter details both PPE and SPE
kernels whilst integrating a concise explanation of the Cell hardware and how
the Lyuba framework will leverage the Cell hardware.
5.1 Lyuba Framework
To support the data dependency recovery system (DDRS) for a heterogeneous
multicore processor such as the IBM Cell (see Chapter 4) the framework must
detect data dependence violations at runtime, which involves comparing load
and store requests from multiple on-chip SPEs.
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Figure 5.1: PPE and SPE kernel overview. (A) shows the L-API kernel
components on the PPE. (B) shows the L-API kernel components on the
SPE.
Figure 5.1 shows the kernels for both PPE and SPE. The kernels have
been designed to interface directly to the hardware layer while ensuring cor-
rect operation of the entire program; such an implementation is similar to
the task-based approach of [Keller and Varbanescu, 2010, Skovhede et al.,
2010]. When developing the framework, a number of issues were taken into
consideration to ensure that the interface between hardware components re-
mained compatible: managing memory allocation of structures, creating and
managing threads and recovery from violations.
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Figure 5.2: Parallelising For loop across all SPEs.
Figure 5.2 shows the organisation and parallelisation of a For loop. The
PPE generates the preamble data or the prerequisites for each SPE. Each
SPE is then started and obtains its specific parameters from the PPE and
then returns control back to the PPE when an SPE has completed its work
of execution. This section begins with a description of the PPE kernel,
outlining the primary operations and supporting infrastructure of the SPE
kernel, followed by a description of the SPE kernel, and then exploring the
interface between the kernels, including the software interface to the Cell
hardware.
5.2 L-API PPE Kernel
Typically, literature places meticulous focus on thread creation, optimisation,
execution and forwarding the thread state. Past TLS implementations have
focused on compiler optimisation and use of hardware (specialist TLS hard-
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ware) instructions. The following subsection explores the design interface of
the L-API PPE kernel.
5.2.1 Threads on the PPE
Typical use of threads in TLS is to enclose work to be done into a thread,
known as an epoch. With each epoch is maintained, controlled and ad-
vanced through each stage of its pipeline by TLS hardware; this behaviour is
typical of most TLS software and hardware schemes. The execution model
from this study is not very di erent from typical software TLS schemes.
Let us first consider the category of threads: system and parallel threads.
System threads control the execution flow and provide service to any SPE
L-API functions that have placed a request within the system and parallel
threads represent epoch threads. System threads within the Cell environ-
ment (PPE domain) maintain the state of each SPE context – see [Scarpino,
2008]. Moreover, the PPE threads provide additional services that include
monitoring requests made from the SPE threads (contexts), and they register
and deregister regions, initialise context environmental data and ensure safe
shutdown of the system.
Creation of threads remains the fundamental building block, hence ex-
posing the POSIX library. The Cell SDK encompasses the POSIX library
and is used for the creation of SPE context threads. The L-API framework
makes e ective use of Pthreads (POSIX threads1) that is available on most
platforms. It is important to note that one aim of this research is not only to
make use of available CMP hardware but also make succinct use of available
software libraries, when applicable.
However, by creating threads for specific operations that occur, i.e. re-
covery threads, the system overall execution time will increase due to the
creation process. The creation of threads being relatively uncomplicated can
also lead to performance degradation of the entire system. Each thread in-
1The C POSIX library is a language-independent library.
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curs overheads, so the L-API framework only creates threads when the state
of program execution changes.
Another criterion involved in the development of the L-API framework is
the scaling e ect for threads, more specifically the synchronisation process
between threads. Execution of threads with independent epochs typically
increases parallelism [Butenhof, 1997]. Therefore, the system will only create
an upper bound number of threads per each function equal to the number of
SPEs initialised in the framework. The maximum number of SPEs initialised
is the total number of available SPEs from the hardware abstraction layer
(HAL). See Section 1.4 for maximum available SPEs used for this research.
Listing 5.1: STL containers and iterators.
1 / A l i s t to ho ld t ha t s t a t u s in format ion about the SPE
 /
2 std : : l i s t <spe_status_t> _SPEStatusList ;
3 std : : l i s t <spe_status_t >: : i t e r a t o r
_SPEStatusList I terator ;
4
5 / A l i s t to ho ld the work reg ions  /
6 std : : l i s t <context_params_t> _WorkList ;
7 std : : l i s t <context_params_t >: : i t e r a t o r _WorkListIterator
;
8
9 /  Queue to s t o r e a l l r e qu e s t s made from SPEs  /
10 std : : l i s t <request_message_t> _RequestList ;
11 std : : l i s t <request_message_t >: : i t e r a t o r
_Reques tL i s t I t e ra to r ;
12
13 std : : deque<recovery_info_t> _RecoveryQueue ;
14 std : : deque<recovery_info_t >: : i t e r a t o r
_RecoveryQueueIterator ;
15
16 /  L i s t to ho ld the number
17 o f r eg ions crea t ed on the system  /
18 std : : l i s t <region_complete_t> _RegionList ;
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19 std : : l i s t <region_complete_t >: : i t e r a t o r
_Reg ionL i s t I t e ra to r ;
20
21 /  L i s t to ho ld the r e g i s t e r e d reg ions  /
22 std : : l i s t <loop_t> _LoopRegionList ;
23 std : : l i s t <loop_t >: : i t e r a t o r _LoopRegionList I terator ;
24
25 / Map to s t o r e a l l e lement o b j e c t s  /
26 std : : multimap<int , element_t> _ElementMap ;
27 std : : multimap<int , element_t >: : i t e r a t o r
_ElementMapIterator ;
5.2.2 Element State Containment
This section discusses constant and temporary data stored in the L-API
system. The previous chapter explained the di erence between speculative
hardware and non-speculative hardware, but the L-API integrates the stan-
dard template library (STL) to store and load temporary and constant data.
Listing 5.1 shows the internal function calls that store di erent types of data
into their associated standard template library (STL) containers.
Utilising STL containers with templates provides a very powerful compile-
time polymorphic system [beach, 2008]. The L-API framework uses multiple
STL list containers and a single STL deque (double-ended queue) and an STL
multimap container. As requests are placed, the system would generate spe-
cific data (parse the data into a template structure, e.g. element_t) and store
the template element into a defined data containers i.e. _ElementMap. To
traverse through the STL data containers, the framework uses STL’s bidirec-
tional iterators container _type<properties>::iterator_type iterator
_name.
With multiple threads accessing the structures concurrently, such actions
as modify, removing and inserting elements at any position in the container,
the framework uses a non-LIFO structure, a list, deque or multimap. By
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using such containers, data and index integrity of the containers is maintained
and allows the threads to search for the required element near an asymptotic
upper bound O(N). To control access and ensure that each STL container
is indexed properly and to reduce data corruption, all containers are coupled
with POSIX synchronisation locks, i.e. mutex variables [Barney, 2010].
Each Pthread accessing any STL container must firstly obtain access
rights to the container by locking the mutex. If a thread cannot lock a mu-
tex, the thread will wait until the mutex becomes available. Once a thread
has locked the STL container’s mutex, it can then access the container and
continue with the thread’s instructions. Just as thread creation causes over-
heads, so do mutexes. If multiple threads try to gain access to a shared
area, the mutex will only allow a single thread to gain access. An improve-
ment would be to use read/write mutexes. However, this would increase the
complexity of execution and result in poor performance.
The following subsections outline how the framework interacts with the
hardware components used for communication and synchronisation between
the processing cores, how the systems resolves the location of data and the
methodology of the L-API system interacting with the Cell callback routines.
5.2.3 Hardware Interfaces for Communication and Syn-
chronisation
Section 4.5.7 provides a detailed overview of the hardware mechanisms used
for communicating data among SPEs and the PPE. This section will outline
the software interface used by the L-API to access the hardware communi-
cation layer. The following function monitors the SPE mailbox:
1 void  ptf_SPEMonitorMailbox (void   arg )
The L-API system will constantly check the e ective address (EA) mem-
ory address of a specified SPE MMIO to determine if an SPE has placed
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data into its outgoing mailbox slot. If the function detects a message in
the specified SPE’s MMIO EA, the function will access the SPE’s outgoing
mailbox slot and consume the data.
Listing 5.2: Checking SPE mailbox status and retrieving data.
1 //Read the s t a t u s o f an SPEs mai lbox
2 _i_Return = spe_out_mbox_status ( ps_SPEContext
3 [ spe_number [ 0 ] ] . context ) ;
4
5 //Read the con ten t s o f the mai lbox
6 spe_out_mbox_read ( ps_SPEContext
7 [ spe_number [ 0 ] ] . context , &_i_Return , 1) ;
The code in Listing 5.2 is used by the kernel on the PPE accessing an
SPE’s memory-mapped input/output (MMIO) memory address space to de-
termine if an SPE has placed data in its outgoing mailbox slot (line 2). If
a message exists in an SPE’s outgoing mailbox slot the result is placed in a
temporary integer variable _i_Return. This variable is then compared using
a conditional expression, should the variable contain an integer value of zero;
the system has not detected any messages and therefore the function will
start the checking routine again.
Listing 5.3: Signal interface – write only.
1 //Read the s t a t u s o f an SPEs mai lbox
2 spe_signa l_write ( ps_SPEContext [ _SPEStatusListIterator≠>
spe ] . context , SPE_SIG_NOTIFY_REG_1, SPE_SHUTDOWN) ;
However, if an integer value of one is detected, then the system is able
to retrieve the data from the SPE’s outgoing mailbox slot (line 2 in Listing
5.3).
The signal hardware mechanism that is also employed in the Lyuba frame-
work is only able to send a single 32-bit packet to an SPE. In Figure 5.3, the
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code demonstrates how the PPE communicates with an SPE. The message
from the PPE is sent to the designated SPE’s inbound signal slot. It should
be noted that the principal uses of such hardware interfaces is for on-chip
communication, supporting the research aims and objectives, see Section 1.3.
Utilising available hardware reduced potential synchronisation overhead from
system and parallel threads, reduce o -chip memory bandwidth and exploit
available hardware mechanisms.
5.2.4 Callback Functions
As described in Section 4.5.2, an SPE’s pipeline is considerably simpler in
design; hence it does not support many components that are traditionally
established in a conventional processor.
Therefore, to extend the SPE’s ability to handle certain functions that
are more e cient to run on a general-purpose processor, the IBM Cell SDK
provides a callback function [Bartlet, 2007] which is similar to the remote
processor protocol (RPC) [Bloomer, 1992]. The callback functionality is used
quite extensively by all SPEs; see Section 5.2.4 for an analysis of callback
utilisation. Conversely, the callback functionality enables each SPE to extend
its operational ability, but this would increase overheads for the PPE and
therefore additional resources are needed. Furthermore, if callback is used
greatly, this could prolong the execution of PPE threads.
The callback functions are typically prioritised given priority. This is
due to the nature of the L-API system, whereby the system ensures that all
SPE’s tasks are processed immediately, or quickly as possible, and to keep
the SPEs busy at all times.
5.2.5 Calculating Data Load and Store
This section explores the process of calculating the data load and store re-
gions, which an SPE can load and store data (undertaken in the L-API PPE
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kernel). Currently the system supports a master input and output domain.
Also, the system supports three additional auxiliary domains (bidirectional
use). Therefore, each request is associated with one domain.
1 ptf_SPERequestResolverScalar (void   arg )
The Request Resolver function handles the main task of detecting RAW
violations within requests. Firstly, the function will determine if an element
packet exists, and then if not, an element is created using the request packet’s
data, and inserted into the correct data container – see Section 5.2.2. Sec-
ondly, using the element packet, the system will determine the source and
destination iterations.
Each request has both a who (iteration number) created the request and
where (iteration number) data needs to be loaded or stored. Thirdly, the
system determines the request type: load or store. Fourthly, before continu-
ing with the request, the system checks if a RAW (see Section 3.2) violation
has occurred and finally, if a violation is not detected, the system will com-
plete the request, otherwise the recovery method is initiated. Provided no
violations occur, the system can issue the SPE to either load or store data
from another’s SPE LS or the EA.
To determine the absolute memory location (e ective address or LS ad-
dress) the system will determine if an element exists in the system. An
element is only created if it is not present in the system for the iteration that
created the request. Moreover, another element is created for the iteration
that has the real location of the data or where the data is stored. If an
element already exists for the required iteration (source or destination), the
element resolves the iteration commit stage, that is, is data committed to the
EA or active in an SPE LS. Therefore, using the iteration’s element object,
the system can then determine the location of the data to be stored or re-
trieved. The results are then sent back to the SPE that created the request.
The SPE is then able to retrieve or send the data using the information
received by the L-API PPE kernel.
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Table 5.1: SPE main interface constructs prototypes.
Prototype and description
void Region(num)
Informs the PPE kernel that the SPE has entered a region
void RegionEnd()
Informs the PPE kernel that the SPE has reached the
end of the region, and now the SPE will wait for a
synchronisation signal before moving on to the next line
of user space code
void OuterLoop(id, rs, re, itr)
All outer loops are enclosed with an outer loop function
void OuterLoopEnd()
Specifies the end of the outer loop region
void InnerLoop(id, rs, re, itr)
All inner loops are enclosed with an inner loop function
void InnerLoopEnd()
Specifies the end of the inner loop region
Listing 5.4: Initialising region parameters and distribution.
1 / main . c on the SPE /
2 Region (1 ) ;
3 function_1 ( ) ;
4 RegionEnd ;
5
6 Region (2 ) ;
7 function_2 ( ) ;
8 RegionEnd ;
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5.3 L-API SPE Kernel
The previous sections have established the initialising code on the PPE. This
section will outline the L-API interface for the code that requires paralleli-
sation. Currently, the L-API only supports For loops with future revisions
of the L-API framework supporting many more structures.
All transformed code is placed into a function that is called from the SPE
main.c file. Listing 5.4 shows the function placed between region constructs
(see Table 5.1). These constructs help the L-API to identify which function
are being called and identify di erent regions (programs) executing on the
Cell processor simultaneously.
Listing 5.5: Example Bubble Sort Code Illustrating Regionable
Code.
1 /  example code ≠ doub le bubb l e s o r t  /
2
3 //NON≠REGION CODE ≠ NON≠PARALLELISABLE
4 int y ;
5 int x ;
6
7 //REGION 1 CODE ≠ PARALLELISABLE
8 for ( int x=0; x<n ; x++) {
9 for ( int y=0; y<n≠1; y++) {
10 i f ( array [ y]>array [ y+1]) {
11 int temp = array [ y+1] ;
12 array [ y+1] = array [ y ] ;
13 array [ y ] = temp ;
14 }
15 }
16 }
17
18 //NON≠REGION CODE ≠ NON≠PARALLELISABLE
19 p r i n t f ( "%i \n " , y ) ;
20
21 //REGION 2 CODE ≠ PARALLELISABLE
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22 for ( int y=0; y<n ; y++) {
23 for ( int x=0; x<n≠1; x++) {
24 i f ( array [ x]>array [ x+1]) {
25 int temp = array [ x+1] ;
26 array [ x+1] = array [ x ] ;
27 array [ x ] = temp ;
28 }
29 }
30 }
Listing 5.5 shows an untransformed bubble sort code. However, the im-
portance is where parallelism can be gained. As the L-API currently supports
For loop statements, lines 8 – 16 and lines 22 – 30 are parallelised. More-
over, within the parallelisable regions of code, L-API load/store constructs
are applied to the arrays. For loops typically exhibit a greater degree of par-
allelism [Chapman et al., 1997] and are regions which are parallelised. The
next stage decomposes the For loop into primitive code blocks by applying
L-API constructs to the actual code.
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Listing 5.6: L-API SPE transformed code.
1 OuterLoop (0 , Lower_IPC , Upper_IPC , i ) ;
2 for ( i=Lower_IPC ; i<Upper_IPC ; i++) {
3
4 InnerLoop (0 , _i_SizeBeginPrimary , _i_SizeEndPrimary ,
i ) ;
5 for ( j=_i_SizeBeginPrimary ; j<_i_SizeEndPrimary ; j++)
{
6 Store_DDA( lu , i , j , Load_DDA(A, i , j ) ) ;
7 }
8 InnerLoopEnd ; //<≠≠≠≠≠ BARRIER CONSTRUCTS (INNER
LOOP)
9
10 }
11 OuterLoopEnd ; //<≠≠≠≠≠ BARRIER CONSTRUCTS (OUTER LOOP)
5.3.1 L-API Load and Store Constructs
Listing 5.6 illustrates a For loop that has been transformed using the L-API
constructs. Shown are the main constructs that are applied to unmodified
code. The barrier constructs are primarily used for synchronisation between
other SPEs and the PPE kernels. However, the main focus in this subsection
is the load and store constructs: InnerLoop and InnerLoopEnd constructs
which are used to synchronise with the L-API PPE kernel.
When an SPE enters an InnerLoop region, the L-API SPE kernel will
register the loop with the PPE kernel. The InnerLoop construct notifies
the global index (managed by the PPE kernel) of the active loop region.
Although the L-API PPE kernel will already have a list of iteration groups,
by implementing a registration process the L-API PPE kernel is then able to
identify which SPE is processing the iteration group (identifier).
This registration process helps to identify which SPEs are active, and the
information is used to resolve a request in regards to where data is placed or
retrieved: the SPE LS or the main system memory (EA). Once a loop has
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completed its operation successfully, it will then submit a prefetch request
to the L-API PPE kernel for the next set of loop parameters. Once the
parameters are received, the SPE will then change mode and wait for the loop
barrier synchronisation. The loop barrier synchronisation notifies that the
SPE has completed its loop region and waits for an SPE_CONTINUE signal from
the L-API PPE kernel. Once all SPEs have completed their loop regions,
the L-API PPE kernel is then able to send a signal SPE_COMPLETE message
to all SPEs that are registered to the identical region.
The OuterLoop and OuterLoopEnd constructs are similar to their InnerLoop
and InnerLoopEnd counterparts but have one variation. Whereas inner loops
are only responsible for their immediate For loop, the OuterLoopEnd con-
structs are responsible for the entire region. Therefore, the outer loops will
deregister the entire region and begin to process the next region (if applica-
ble). The local store (LS) is the only memory that is directly accessible by
an SPU – see Section 4.5.2 and 4.5.3 for a detailed review of the SPU and
the local storage. The L-API SPE kernel has two main regions as depicted
in Figure 5.4. As LS is limited to 256 KB, the L-API kernels and framework
must be optimised in order to make full and e cient use of the available
memory space.
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Figure 5.3: Inner loop synchronisation.
Figure 5.3 highlights the synchronisation of inner loops. When a inner
loop construct is executed (InnerLoop) the SPE kernel notifies the PPE
kernel that a loop is about to be executed on the calling SPE, the loop is
registered on the PPE kernel. The PPE sends the appropriate parameters
back to the SPE using in-built communication mechanisms (see Section 4.4)
such as loop number and inner loop start and end values. Once the inner loop
has reached its InnerLoopEnd construct, the SPE kernel then deregisters the
loop from the PPE kernel.
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Figure 5.4: SPE LS memory segmentation.
The L-API SPE kernel segments its LS into three segmentations. Figure
5.4 shows an SPE LS segmented into three regions. The largest segment is
software cache that only supports a single data type such as double or integer
(depending on the application used). A smaller segment is also a software
cache, which only stores data into an integer array that is globally available
in the EA. Finally, the third segment is not a software cache but unmodified
LS area where the L-API SPE kernel and application exist. The kernel and
the application remain in this area of the memory and are not replaced by
any cache policies.
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Figure 5.5: Global shared array across multiple SPEs.
5.3.2 Mapping Array Segments
When an SPE kernel is initialised, the kernel will generate two software caches
of predetermined data types. Each SPE is then able to cache data from the
EA;2 however, the data being cached into an SPU LS must be of the same
data type. Figure 5.5 illustrates a global shared array that is accessible by
any SPU software cache. The data is cached using the Cell SDK’s in-built
functions [IBM, 1994]. Furthermore, the software cache is able to commit the
data back to the global shard array memory address by flushing the software
cache, again using the Cell SDK’s in-built functions. Once a region of global
memory is cached in an SPE LS, the cacheable region is still accessible and
visible in the e ective address but cannot be modified by any SPE or the
PPE unless the L-API PPE kernel deems it is safe to do so.
2E ective Address.
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Figure 5.6: Flowchart showing the di erent states for the violation analyser
function.
5.4 Violation Detection and Resolution
The preceding sections explored the application of the L-API framework
including the constructs. Another important component of the framework is
the detection of violations that may occur. Each load and/or store request
in an iteration is checked (both PPE and SPE analyse the request) for a
dependency violation. If the request is to load or store data into a slot
that exists outside of the calling SPEs range (see Section 5.3) then the PPE
determines if the destination source is ready for data replacement or retrieval.
If so, the source SPE then places or retrieves the data from the destinations,
which could be either the EA or an SPE’s LS. Should a dependency violation
occur (see Section 3.2) then the PPE initiates the recovery process. Figure
5.6 outlines the process taken for a violation detection and recovery.
106
Table 5.2: Violation detection state labels.
Tag Description
VA Violation analyser
TT Thread type
EMC Element manager check
IE Insert element
LE Load element
UAR Update and reinsert
SR Service request – load or store
MAS Monitor array state
C or EC Element check
R Recovery
PE Pop request from the request list
TR Type of request
SR Store resolver
LR Load resolver
CR Complete request
Table 5.2 provides the key (labels) to the di erent state names in Figure
5.6. All requests to the PPE are placed in a container (list) with a kernel
thread running asynchronously that checks the list at a predetermined inter-
val period. If a list has an element3, the kernel thread pops the element o 
the list and determines what type of element (request) requires resolution. If
the request type is an insert element (IE) then it’s a store request (SR). The
SR then checks the destination and attempts to store the data, unless the
destination is not ready; the SR thread will wait until the slot is available.
However, if the request type is a load request (LR) than additional checks
are required. The request data that requires the load is firstly checked in
the monitor array state (MAS). The MAS identifies all the load values in
the application and determines if it is safe to load by firstly marking the
3A request from the SPE is an object that is structured and is readable by the PPE.
The request on the PPE is known as an element.
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destination slot (that requires the load) as busy. This change in the MAS
ensures that all current or future requests that require load or store to the
marked slot as unavailable. Once marked as busy, the data is checked and
the auxiliary information stored against the slot. The auxiliary information
states the last known iterations to have loaded or stored and compares that
data to the active request (element). If the destination slot has data that
was stored by an iteration that is greater than the element’s iteration then
a violation has occurred. This violation than triggers the recovery process.
Otherwise, no violation has occurred and the MAS auxiliary is updated and
saved (SR). The PPE then sends a command to the SPE to show where to
load the data and authorises the calling SPE to continue.
5.5 Worked Example
The previous sections explored the inner workings of the L-API but without
a real example. By using a real worked example with annotation of L-API
constructs with reference to Cell-specific code, allows a clearer understanding
of the fundamentals of the L-API.
Using the fast Fourier application from the SciMark benchmark [Pozo
and Miller, 2004] as an example, this section will present the process of
applying the L-API constructs, which results in a transformed version of the
application. This process will aid the reader in understanding the application
of L-API constructs to existing code. The fast Fourier application [Pozo and
Miller, 2004] will execute on both PPE and SPE but in order to distribute the
computation across all available processors, the code has to be transformed
using the L-API constructs.
The first stage in the transformation process is to set up the prerequisites
that all SPEs require before processing iterations. Compile-time constants
allows computations to take place at compile time, this improves performance
as they don’t allow arbitrary execution at construction and can therefore be
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used at places where code is not required for recompilation. To improve the
performance of the L-API, a considerable number of compile-time constants
are used as an optimisation technique.
Both array sizes and loop bounds use compile-time constants and ensures
the L-API is able to immediately access the appropriate memory addresses
at runtime. Moreover, iterations of loops (loop bounds are computed im-
mediately with compile-time constants) are accurately distributed across the
multiple SPE’s, which further allows the framework to generate all the re-
quired memory addresses at compile time, this ensures that the L-API is able
to allocate the correct amount of memory and memory addresses. This allows
appropriate validation rules on both PPE and the SPE kernels to analyse,
store and retrieve data at runtime without the need to calculate the base
addresses of arrays and loops are created and traversed with pre-computed
bounds; this reduces overhead at runtime.
Note, the L-API only supports For loops (see Section 6.1.1). Once the
prerequisites are established on the PPE, then actual computation code is
extrapolated from the untransformed code and exported to the SPE, simulta-
neously applying L-API constructs. The next subsections will present these
important concepts.
Listing 5.7: Main.c
1 #include " k e rne l . hpp "
2
3 int main ( int argc , char  argv [ ] ) {
4
5 // Step 1.0 ≠ Set data s i z e
6 int FFT_size = FFT_SIZE ; // TINY_FFT_SIZE ( Small )
FFT_SIZE (Medium) LG_FFT_SIZE ( Large )
7
8 // Step 2.0 ≠ Set up the a pp l i c a t i o n a t t r i b u t e s
needed by the L≠API framework
9 Sing leArrayInput = (double  )RandomVector (2 FFT_size ,
R) ;
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10 SingleArrayOutput = (double  ) mal loc (2 FFT_size 
s izeof ( f loat ) ) ;
11
12 // Step 3.0 ≠ Set the s i z e o f a g l o b a l array monitor ,
whereby a l l SPEs can monitor and update
13 MonitorSize (2 FFT_size ) ;
14
15 // Step 3.1 ≠ Assign va l ue s and parameters to the L≠
API a t t r i b u t e s
16 BenchmarkAttribute . bench_name = FFT;
17 BenchmarkAttribute . bench_id = 0 ;
18 BenchmarkAttribute . t o t a l_ i t e r a t i o n s =
f ft_only_int_log2 (2 FFT_size ) ;
19 BenchmarkAttribute . s ize_1_dataset = FFT_size ;
20 BenchmarkAttribute . aux = (unsigned long long )
S ing leArrayInput ;
21 BenchmarkAttribute . aux2 = (unsigned long long )
SingleArrayOutput ;
22 BenchmarkAttribute . input = (unsigned long long )
S ing leArrayInput ;
23 BenchmarkAttribute . output = (unsigned long long )
SingleArrayOutput ;
24 BenchmarkAttribute . io_array_type = SINGLE_ARRAY;
25
26 // Step 4.0 ≠ ( I n s t a n t i a t e ) I n s e r t the a t t r i b u t e s
in t o the framework
27 InsertBenchmark ( BenchmarkAttribute ) ;
28
29 // Step 5.0 ≠ S ta r t
30 SystemRun ;
31
32 // Step 6.0 ≠ Once completed , system s a f e l y e x i t s
33 return 0 ;
34 }
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5.5.1 Main.c on the PPE
Listing 5.7 displays Main.c code on the PPE. As mentioned in the above
section, the L-API has prerequisites in order for the framework to operate.
This information is established in the Main.c file on the PPE. The code in
the Main.c file is ordered (see the Steps in code) whereby, the user must
insert code in a specific order as shown in the above listing.
Line 6 specifies the number of elements to be processed which equates to
the number of For loop iterations, so the variable FFT_size is a compile-
time constant. Line 9 sets the address of a one-dimensional array which
inputs data that requires processing. This is followed by line 10, where
the SingleArrayOutput pointer is assigned the address of the output array
where all processed data will be stored.
The L-API stores all iteration state data in a separate array which is
referred to in line 13. The monitor array size (compile-time constant) must
be equal to or greater than the number of elements to be processed.
The BenchmarkAttribute object contains approximately nine member
attributes. The bench_name accepts a string value which must be unique
and the id member must also contain a integer-only unique value. If there
are multiple applications being executed on the same Cell processor, the
framework uses the id value as a prefix for each generated DMA call. This
allows the framework to determine which application-type that generated the
request and therefore handle the request accordingly.
Line 18 specifies the BenchmarkAttribute.total_iterations that as-
signs the total number of iterations which typically equals the set data size
variable (FFT_size). However, in this application, the number of iterations
required is double the size of FFT_size. The BenchmarkAttribute.aux and
.aux2 (lines 20 and 21) assign the address of both input and output arrays.
These arrays must be formatted as unsigned long long to ensure that the
Cell’s memory address reference is correctly addressed. Line 24 assigns a
macro named SINGLE_ARRAY that specifies the type of array required on the
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SPE. Once the BenchmarkAttribute is populated, it is then inserted into
the system (line 24), followed by the run command (SystemRun) on line 30.
5.5.2 fft.h on the SPE
The complete SPE FFT transformed code is listed in Appendix C.4. Be-
fore any L-API constructs are applied, the user must insert the #include
"kernel.h" header file into the C header file on the SPE4. Not all func-
tions require transformation (application of L-API constructs). As noted in
the earlier sections, the L-API currently supports For loops and variables
that require pointers to array addresses. These arrays either have data that
requires loading for processing or output arrays where data is stored.
Listing 5.8: Partial SPE code – load data from a pointer.
1 double  data = Load_DPTR(0) ;
When an SPE context is created and instantiated, the PPE kernel passes
all prerequisite information to the SPE. Listing 5.8 highlights this important
application with the Load_DPTR(0) function. The (0) argument is the index
at which the address is passed. The function passes the address of the array
where data is kept for processing. Using the SPE’s overlay functionality,
parts of the input array are pushed onto the SPE data array area (see Section
5.3.2).
Listing 5.9: Partial SPE code – OuterLoop barrier.
1 /  t h i s loop executed in t_log2 (N) t imes  /
2 OuterLoop (0 , Lower_IPC , Upper_IPC , b i t ) ;
3 for ( b i t = Lower_IPC ; b i t < Upper_IPC ; b i t++, dual  = 2)
{
4 w_real = 1 . 0 ;
5 . . . . .
4To set up a Cell project please read the documentation in [Scarpino, 2008].
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6 }
7 OuterLoopEnd ;
Listing 5.9 shows the first important application of the L-API, to apply
the OuterLoop() function at the beginning of a for loop. The first pa-
rameter specifies the loop number, followed by the starting iteration number
(Lower_IPC) then end iteration number (Upper_IPC) and finally the relative
index variable (bit). The bit variable only contains the current (active) itera-
tion that is being processed: which aids the framework in determining which
iteration is being processed of the For loop. The OuterLoopEnd barrier in-
forms the framework on the SPE and PPE kernel that a loop has come to
an end.
Listing 5.10: Partial SPE code - InnerLoop barrier.
1 InnerLoop (0 , _i_SizeBeginPrimary , _i_SizeEndPrimary ,
b i t ) ;
2 for ( a=_i_SizeBeginPrimary , b = _i_SizeBeginPrimary ; b <
_i_SizeEndPrimary ; b += 2   dual ) {
3
4 i = b ;
5 . . . . .
6 }
7 InnerLoopEnd
If an algorithm exhibits internal loop(s), then an inner loop construct
must be applied as shown in Listing 5.10. The InnerLoopEnd barrier informs
the framework on the SPE and PPE kernel that a loop has come to an end.
Another important application of the L-API framework is single value loads
and stores.
Listing 5.11: Partial SPE code - Load data.
1 z1_real = LoadD( data , j ) ;
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Listing 5.11 shows the load construct used to load data from an array. The
data parameter specifies the address of the array with argument j specifying
the index (position). The LoadD(,) construct then utilises the specified
arguments to load the data.
Listing 5.12: Partial SPE code - Store data.
1 StoreD ( data , j , LoadD( data , i ) ≠ wd_real ) ;
Storing data is shown in Listing 5.12. The argument data specifies which
array is used to store the data to, argument j specifies the index in the array
and the final argument specifies the actual data that requires storing.
5.5.3 L-API use of Low-Level Cell API Calls
This section will briefly delve into the low-level Cell API calls made from the
L-API layer. A primary notification method between an SPE and PPE is
the use of Cell’s RPC5, mailboxes and signal notification registers.
Each SPE has three main communication portals to the PPE. This sec-
tion will firstly highlight remote procedure call (RPC) and the following two
subsections briefly discuss mailboxes and signals respectively. RPC can be
considered as function o oading, whereby the PPE is able to perform the
function more e ciently due to increased hardware functionality compared
to the SPE pipeline.
Listing 5.13: Remote procedure call (RPC).
1 void __send_to_ppe (unsigned int s i gna l code , unsigned
int opcode , void  data ) {
2 i f ( _i_LoopRestart==FALSE) {
3 unsigned int combined = ( ( opcode <<24) | ( (unsigned
int ) data & 0x00FFFFFF) ) ;
4
5Remote procedure call.
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5 vec to r unsigned int s top func = {
6 s igna l code ,
7 combined ,
8 0x4020007F ,
9 0x35000000
10 } ;
11
12 void (  f ) (void ) = (void  )&stopfunc ;
13 asm( " sync " ) ;
14 f ( ) ;
15 errno = ( (unsigned int  ) data ) [ 3 ] ;
16 }
17
18 _i_LoopRestart=FALSE;
19 }
Listing 5.13 shows the internal workings of the __send_to_ppe() func-
tion. The function itself requires three arguments when it is called. The first
argument specifies the signalcode that notifies the PPE signal type, opcode
refers to the operation code that should remain as (0) and finally the data
argument that passes a data structure to the PPE.
Listing 5.14: InnerLoopEnd macro - SPE (kernel.h)
1 #define InnerLoopEnd ( f_LoopEnd(
_i_Act ive InnerLoopIdent i f i e r , INNER) )
For example, when an SPE reaches a loop barrier macro such as the
InnerLoopEnd (see Listing 5.14), this initiates the L-API SPE kernel to in-
form the L-API PPE kernel that an SPE For loop has come to an end and
update the containers (see Section5.2.2) as necessary (from the PPE perspec-
tive).
The macro shown in Listing 5.14 is placed in the transformed user code.
The macro itself calls an internal function, f_LoopEnd() (see Listing 5.15)
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with the macro passing its argument into a function. The _i_ActiveInner
Loop_Identifier parameter contains the loop number and the second ar-
gument defaults the loop deregistering type as inner loop (INNER).
Listing 5.15: Loop end function - SPE (kernel.h).
1 void f_LoopEnd(unsigned id , unsigned l e v e l ) {
2 f_GetLastLoopParameters ( id , l e v e l ) ;
3 f_LoopBarrier ( id , l e v e l ) ;
4 f_DeregisterLoop ( id , l e v e l ) ;
5 }
Listing 5.15 shows another layer of abstraction whereby the three meth-
ods contain both further abstraction and direct hardware-code access. The
f_GetLastLoop() function consists of three function calls.
Listing 5.16: f_GetLastLoopParameters() function – SPE
(kernel.h)
1 void f_GetLastLoopParameters ( int id , unsigned l e v e l ) {
2 loop_t s_LoopInformation ;
3
4 s_LoopInformation . spe = _i_SPEIdent i f ier ;
5 s_LoopInformation . l e v e l = l e v e l ;
6 s_LoopInformation . type = COPY_BACK;
7 s_LoopInformation . id = ( id≠1) ;
8
9 //Send s t r u c t to PPE
10 __send_to_ppe(0 x2126 , 0 , &s_LoopInformation ) ;
11
12 i f ( id > 0) {
13 _i_LoopStart = s_LoopInformation . pos_start ;
14 _i_LoopEnd = s_LoopInformation . pos_end ;
15 }
16 }
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Listing 5.16 shows the f_GetLastLoopParameters() that passes two pa-
rameters (id and level). The parameters are captured into a structure
(s_LoopInformation) with additional information. These additional param-
eters include SPE-specific information such as the identifier (_i_SPEIdentifier),
the loop number (level), request type (COPY_BACK6) and the previous loop
identifier (which notifies the previous loop number7). This pre-computed
value assists the PPE kernel to quickly perform a hazard check by ensuring
that there are no current loop completions from other SPEs that may have
caused a violation – see Section 3.2.
This structure is then passed using an RPC function the __send_to_ppe()
function as discussed above. The 0x02126 is a hexadecimal standardised
code, whereby both the PPE and SPE understand that the RPC is a request
type. Once the structure is sent to the PPE, the kernel then waits for a
signal.
Listing 5.17: f_LoopBarrier() function - SPE (kernel.h).
1 int f_LoopBarrier ( int loop , int l e v e l ) {
2 spe_sig_ob_t s_SPESignal ;
3
4 s_SPESignal . id = loop ;
5 s_SPESignal . l oop_leve l = l e v e l ;
6 s_SPESignal . spe = _i_SPEIdent i f ier ;
7 __send_to_ppe(0 x2127 , 0 , &s_SPESignal ) ;
8
9 i f ( s_SPESignal . id !=SPE_CONTINUE)
10 COMListen (2 ) ;
11
12 return 0 ;
13 }
6COPY_BACK informs the PPE kernel that the SPE has completed its execution of the
loop and requires the data to be written back.
7The previous loop number is a pre-computed value based the completed loop number.
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The SPE kernel is notified through communication mechanisms (see Sec-
tion 4.5.7) from the PPE. The SPE is then allowed to continue with the
next set of instructions. Listing 5.17 shows the steps taken by the SPE to
wait for a signal. An spe_sig_ob_t structure (instantiated as an object
[s_SPESignal]) collates specific information such as loop number that was
processed, its level and the SPE number and then passed to the RPC func-
tion (__send_to_ppe) and then the SPE waits for its signal hardware. Until
a signal is received, the SPE polls its signal hardware at a pre-determined
interval while running in lower power. This reduction in power consumption
reduces the overall processor power envelope [Takahashi et al., 2005].
Listing 5.18: COMListen() macro that calls the
f_StopAndListen() function - SPE (kernel.h).
1 unsigned f_StopAndListen (unsigned channel ) {
2 . . .
3 f_SignalMonitor ( channel ) ; // w i l l r e turn 0 when done
4 . . .
5 }
Listing 5.18 partially shows the function’s implementation (see Appendix
C.4).
Listing 5.19: f_SignalMonitor() function - SPE (kernel.h).
1 / Wait on s i g n a l r e g i s t e r numbered # /
2 unsigned f_SignalMonitor (unsigned int channel ) {
3 i f ( channel==1) { do {} while ( ! spu_stat_signal1 ( ) ) ; }
4 i f ( channel==2) { do {} while ( ! spu_stat_signal2 ( ) ) ; }
5 return 0 ;
6 }
The f_SignalMonitor() function in Listing 5.19 requires a channel num-
ber that can only be either 1 or 28. When a channel number is speci-
fied, the appropriate if-statement is executed. The spu_stat_signal1()
8Each SPU has two signal channels [Gschwind et al., 2006].
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or spu_stat_signal2() intrinsic Cell function is called. While no signal
is received on the specified channel, the SPU will stall (wait) until a signal
is received. Once a signal is received on the required channel number, the
function will then return (exit) and the SPU is allowed to continue with the
next instruction.
The reason that the L-API called the Loop Barrier function is to ensure
that all SPEs have reached the same loop level. This ensures that all SPEs are
synchronised and start on the next set of instructions in a ordered manner.
The final function call in Listing 5.15 is the f_DeregisterLoop() function
that uses an RPC function to inform the PPE kernel that the SPE has
finished processing a for-loop.
5.6 Summary
To conclude this chapter has clearly outlined the Lyuba framework and the
L-API that harnesses the Cell hardware capabilities, thereby extending the
available hardware primitives as required by the L-API. Due to the architec-
ture of the Cell processor and the programming paradigm, it is considerably
di erent from that of a conventional programming environment where ba-
sically one compiler is required to transform code into machine level code.
The Cell requires two compilers, hence the control and computation is split,
with the latter executed on the SPEs.
The L-API has two main kernel images, again for the PPE and the SPEs.
Moreover, the SPE kernels are identical, including the application/compu-
tation code. It should be noted that when SPEs are waiting for a signal or
waiting for their outgoing mailbox messages to be consumed, the SPE will
automatically reduce power by automatically switching to sleep mode. This
reduces both static and dynamic power [Takahashi et al., 2005]. Another ad-
vantage of the Cell architecture is the memory address visibility; hence the
location of data is visible but is only accessible through the kernels. There-
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fore, the need of speculation is removed, but the philosophy of TLS remains,
with each SPE context thread controlled – that is, stopped and re-executed
– as needed, depending on violation detection. The following chapter will
explore the results obtained from our experiments, with analysis.
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Chapter 6
Results and Analysis
In Chapter 5, the L-API framework was discussed. This chapter presents
and discusses experimental results, in particular, the execution times for each
SPE and the impact of the transformations on load and store results. Follow-
ing this, for each application, a detailed explanation of its parallelisation is
reviewed. Having described parallelism, further results and observations de-
rived from the experiments are discussed. Sequential algorithms are typically
evaluated in terms of their execution time.
The execution time of parallel algorithms not only depends on the input
size but also the number of processing elements used. Therefore, a parallel
algorithm cannot be calculated in isolation from a parallel architecture with-
out some loss in precision. An intuitive measure for analysing performance
has been to use the wall clock time to solve a given problem on a given par-
allel platform. However, such a performance indicator cannot be applied to
other problems with large processor element configurations. Paradoxically,
using an increased number of hardware resources for computation may not
enable a parallel program to run exponentially faster due to the overhead of
parallelisation.
Both multicore and parallel systems require their processing elements to
interact and communicate data with each other. Therefore, the communi-
121
cation of data between processing elements, whereby processor elements idle
caused by load imbalance, synchronisation and the presence of serial code
paths within a program and possibly hardware resource retention [Grama
et al., 2003].
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6.1 Results
The SciMark is a freely available benchmark consisting of five benchmarks
[Pozo and Miller, 2004] that are specifically designed to test the performance
of a CPU. The array of applications contained in the benchmark are represen-
tative of CPU-intensive workloads executed on high-performance processors
and memory systems. For this study, the benchmark contained applications
that last at least a few thousand instructions. Anything below this is con-
sidered too short an interval, compared to input/output device interaction
with peripheral systems.
Therefore, only four applications from the SciMark benchmark were used
for experimentation:
• Fast Fourier transform
• Jacobi successive over-relaxation
• Sparse matrix multiply
• Dense LU matrix factorisation
The Monte Carlo integration was not considered due to lack of su cient
thread-level parallelism (see Section 4.1). However, the Monte Carlo inte-
gration algorithm did rely upon an array copy algorithm that was clearly
suitable for the experiment, the array 2D copy algorithm was extrapolated.
Multiple input datasets were used for some of the applications, otherwise a
large dataset was used by default.
Table 6.1 highlights specific parameters including a comparison of line
numbers of untransformed and transformed code. Applying L-API transfor-
mations only increases the overall line number by an average of 2%. However,
in order to support SPE, the logic code on the PPE is significantly larger
(see Appendix B).
Each of the SciMark applications comes with two or three standard input
datasets (and execution parameters) a test dataset (small): a training data
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set (medium) and reference (large) data sets. Where applicable, all datasets
were used for this research.
Due to long execution times for the large datasets, complete execution
was still required to provide a detailed analysis and to determine completion
status. For each application in the benchmark, approximately 10 iterations
of the application were executed and analysed by extrapolating results from
the L-API framework.
Parallelising the applications from this benchmark gives a good indica-
tion of performance output, resource utilisation and complexity of parallelis-
ing general-purpose applications. Another reason for using SciMark is that
current and future researcher can easily and freely obtain the benchmark
without incurring any financial cost.
L-API transformations were applied to each application using real hard-
ware and the accompanying GNU compiler for the IBM Broadband Engine
processor. The applications were profiled to determine the percentage of
time spent in each basic block and function. Datasets were then executed on
evenly distributed samples of execution from throughout the entire reference
runs on all available SPEs. The samples that were generated were those that
spanned almost the complete execution time. In other words, e ectively the
entire execution time of the program can be attributed to the L-API func-
tions and loop execution. All results presented below are based upon the
coverage and execution for each application in the benchmark.
It is important to understand the scope of applications selected because
this defines the applicability and the limitations of the research experience
gained using the L-API framework for parallelisation. Table 6.1 contains five
applications from the SciMark benchmark that are coded in C/C++. L-API
currently supports both C/C++ exclusively.
The L-API framework permits other researchers to utilise the results and
method from this study to improve their techniques for derivative works on
heterogeneous multicore systems.
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The remainder of this chapter1 outlines each application with L-API
transformation analyses of the results gained from each application. Each
application was initially parallelised using base parallelisation of loops and
automatic load-store regions using L-API transformation. The following sub-
sections detail the results for each application.
At the time of writing, this work is deemed to be a unique contribution,
as no previous or current studies were found using a heterogeneous processor
coupled with SciMark benchmark.
Complete program execution times include the contributions not only
of primary subroutines such as load-store functions, but also of all other
subroutines that are called throughout the program execution.
1See Appendix D for additional SPU results.
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6.1.1 Loop Coverage Analysis
Table 6.2 identifies the main methods that contain significant parallelism
and where L-API functions were applied, and table 6.3 identifies key metric
results of all applications in the SciMark benchmark that were parallelised
using the L-API (see Chapter 4):
1. Most applications have one outer loop that varies in execution time
(percentage) apart from dense LU factorisation that has two outer
loops.
2. Sparse matrix multiply, Jacobi successive over-relaxation and dense LU
factorisation applications outer loops account for 3% and array 2D copy
equates to approximately 57% of overall execution time on the SPEs.
3. Fast Fourier transform applications have three outer loops (over three
functions) that vary in execution percentile:
(a) 32% (static void FFT_transform_internal(int direction))
(b) 99% (int FFT_bitreverse())
(c) and 99% (void FFT_inverse()), respectively.
In all applications, the inner loops outweigh in percentile coverage and
are where significant processing takes place.
6.1.2 Sparse Matrix Multiply Application
The SPR application uses an unstructured sparse matrix stored in compressed-
row format. This kernel exercises indirection addressing and non-regular
memory references [Pozo and Miller, 2004].
Listing 6.1: Sparse application SPE code.
1 void SparseCompRow_matmult ( ) {
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2 unsigned int p ;
3 unsigned int r ;
4 unsigned int i ;
5 double sum ;
6 double  y = DATA_PTR_SECONDARY(___CACHE_DOUBLE, 0) ;
//OUTPUT
7 double  x = DATA_PTR_PRIMARY(___CACHE_DOUBLE, 0) ;
//INPUT
8
9 unsigned int rowR ;
10 unsigned int rowRp1 ;
11
12 OuterLoop (0 , Lower_IPC , Upper_IPC , p) ; <≠[3%]
13 for (p=Lower_IPC ; p<Upper_IPC ; p++) {
14 InnerLoop (0 , _i_SizeBeginPrimary , _i_SizeEndPrimary
, r ) ; <≠[15%]
15 for ( r=_i_SizeBeginPrimary ; r<_i_SizeEndPrimary ; r
++) {
16 sum = 0 . 0 ;
17
18 rowR = Load_AUX(2 , r ) ;
19 rowRp1 = Load_AUX(2 , r+1) ;
20
21 InnerLoop (1 , rowR , rowRp1 , i ) ; <≠[59%]
22 for ( i=rowR ; i<rowRp1 ; i++) {
23 sum = sum + LoadD(x , Load_AUX(3 , i ) )   Load_AUX
(1 , i ) ;
24 }
25 InnerLoopEnd ;
26
27 StoreD (y , r , sum) ;
28 }
29 InnerLoopEnd ;
30 }
31 OuterLoopEnd ;
32 }
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The SparseCompRow_matmult() (Listing 6.1) function requires the par-
allelising three loops: an outer loop and two inner loops. The first loop
on line 12 is set as the outer loop with an L-API transformation applied,
that consumes approximately 3% of the overall execution time. The second
loop is parsed as an inner loop that consumes approximately 15% on line
14. The internals of the second loop have two load constructs and a single
store construct. The second inner loop has multiple load constructs with
approximately 59% consumed of each execution time.
Each loop is associated with a chunk of iterations that are calculated by
the PPE L-API kernel. The consumption of all load requests either resides
on the active SPE or in the LS of the remaining SPEs or in main memory.
The L-API load instruction also performs checks to ensure the right data is
used. Once the inner most loop completes, the PC performs a store L-API
routine that simply stores data into the correct iteration.
All L-API loops perform an associated end loop routine that registers
the end of loop execution with the L-API PPE kernel on the PPE. The
remaining percentage of execution time is reserved for variable state and
context maintenance, including monitoring mailbox, signal registers and PPE
kernel maintenance routines.
Figure 6.1: Sparse matrix multiply application SPE execution time using a
small dataset. Mean results after ten runs.
376SPE1
466SPE2
1100SPE3
1121SPE4
1181SPE5
1220SPE6
300 800 1300
Execution time (ms)
131
Figure 6.2: L-API PPE kernel functions for sparse matrix multiply appli-
cation SPE execution time using a small dataset. Mean results after ten
runs.
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Figure 6.1 provides the computation times for all SPEs (mean time over
10 test runs) using a small dataset. SPEs 3 to 6 consume a similar amount
of time, but SPEs 1 and 2 consume significantly less.
Accompanying the execution timings are the service callbacks for the
sparse application (small dataset) in Figure 6.2. This figure shows the util-
isation of callback functions performed on the PPE. Approximately 58% of
execution time was devoted to mailbox monitoring, 22.5% used for recov-
ery (violation detection), approximately 10% for checking shutdown requests
(shutdown checker) and less than 0.9% used for the remaining functions.
Even though the figure shows 0.00% for some methods, raw-results show
some execution time for loop registration and deregistration but this occurs
very quickly and does not consume significant amount of execution time.
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Figure 6.3: Sparse matrix multiply application SPE execution time using a
large dataset. Mean results after ten runs.
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Combining results from Figure 6.1 and Figure 6.2 illustrates the di erence
in the SPEs execution time. A violation must have occurred which a ected
SPEs 3 – 6 and therefore the resolution and correct values with rollback must
naturally increase overall execution time, as per Section 5.4.
Figure 6.4: L-API PPE kernel functions for sparse matrix multiply appli-
cation SPE execution time using a large dataset. Mean results after ten
runs.
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Increasing the dataset to a larger input as shown in Figure 6.3, showed
a reversed trend whereby, SPEs 1 – 4 show an increased execution time
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compared to SPEs 5 – 6.
Utilisation of PPE functions which is shown in Figure 6.4 shows a similar
outcome to a smaller dataset (see Figure 6.2), resulting in a deterministic
pattern.
6.1.3 Jacobi Successive Over-Relaxation Application
The SOR (Jacobi successive over-relaxation) application operates on two
datasets: 100 ◊ 100 (SOR_SM) and 1000 ◊ 1000 (SOR_LG) grids. Such
an application can be used to solve a Laplace equation in 2D with Drichlet
boundary conditions [Pozo and Miller, 2004].
Listing 6.2: Jacobi successive over-relaxation SPE code.
1 #include " k e rne l . h "
2
3 void SOR_execute ( ) {
4 unsigned int M_size_start = _i_SizeBeginPrimary ;
5 unsigned int M_size_end = _i_SizeEndPrimary ;
6
7 unsigned int N_size_start = _i_SizeBeginSecondary ;
8 unsigned int N_size_end = _i_SizeEndSecondary ;
9
10 i f ( N_size_start==0) {
11 N_size_start++;
12 }
13
14 i f (M_size_start==0) {
15 M_size_start++;
16 }
17
18 double omega = 1 . 2 5 ;
19
20 double omega_over_four = omega   0 . 2 5 ;
21 double one_minus_omega = 1 .0 ≠ omega ;
22
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23 unsigned int p ;
24 unsigned int i ;
25 unsigned int j ;
26
27 double  Gi ;
28 double  Gim1 ;
29 double  Gip1 ;
30
31 OuterLoop (0 , Lower_IPC , Upper_IPC , p) ; <≠[3%]
32 for (p=Lower_IPC ; p<Upper_IPC ; p++) {
33
34 InnerLoop (0 , M_size_start , M_size_end , i ) ; <≠[12%]
35 for ( i=M_size_start ; i<M_size_end ; i++) {
36 Gi = Load_DPTR( i ) ;
37 Gim1 = Load_DPTR( i ≠1) ;
38 Gip1 = Load_DPTR( i +1) ;
39
40 InnerLoop (1 , N_size_start , N_size_end , j ) ;
<≠[68%]
41 for ( j=N_size_start ; j<N_size_end ; j++) {
42 StoreD (Gi , j , omega_over_four   (LoadD(Gim1 , j )
+ LoadD(Gip1 , j ) + LoadD(Gi , j≠1) + LoadD(
Gi , j +1) + one_minus_omega   LoadD(Gi , j ) ) )
;
43 }
44 InnerLoopEnd ;
45 }
46 InnerLoopEnd ;
47 }
48 OuterLoopEnd ;
49 }
The SOR_execute() (Listing 6.2) function comprises three loops that are
parallelised using the SPE L-API kernel constructs, as per Section 5.2. Over-
all, the format is similar to the sparse matrix application whereby there is
a single outer loop with two inner loops. The outer loop consumes approxi-
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mately 3%, followed by an inner loop that consumes 12% of execution time
which performs three L-API load routines. The most that the inner loop con-
sumes is approximately 68% of execution time, performing a store routine
with five load routines.
Figure 6.5: Jacobi successive over-relaxation SPE execution time using a
small dataset.
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Figure 6.5 showcases results for all SPEs for the Jacobi application. SPEs
1, 5 and 6 show average execution times of 619ms, 703ms and 800ms, respec-
tively. SPEs 2 to 4 show a larger average execution times of 1268ms, 1287ms
and 1369ms. A reasonable conclusion to the increased execution time is
due to recovery, whereby, a violation occurred and e ected SPEs 2 to 4 (see
Figure 6.6).
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Figure 6.6: L-API PPE kernel functions for Jacobi Successive Over-
Relaxation Application SPE Execution Time Using a Small Dataset. Mean
results after ten runs.
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Figure 6.6 demonstrates the execution distribution as a percentile. Ap-
proximately 19.63% of execution on the PPE was devoted to resolution of
violations (violation detection) and a larger percentage of 60% used for mail-
box monitoring. The distribution is similar to the sparse matrix application
(see Figure 6.2).
Figure 6.7: Jacobi successive over-relaxation SPE execution time using a
large dataset.
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Increasing the data input shows a distribution that tends to uniformity
i.e. all SPEs complete in just over 30 seconds as shown in Figure 6.7.
Figure 6.8: L-API PPE kernel functions for Jacobi successive over-relaxation
application SPE execution time using a large dataset. Mean results after ten
runs.
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The results from Figure 6.8 show a similar trend. However, there is a
significant reduction in recovery (violation detection) by 13%. This could be
explained by early violation detection and reducing the likelihood of viola-
tions at later stages of the application runtime, that is, increasing the dataset
results in early violation detection and recovery.
Listing 6.3: Dense LU matrix factorisation application SPE code.
1 #include " k e rne l . h "
2
3 void LU_copy_matrix ( ) {
4 double   A = (double   )Load_AUX_PTR2(1 , 0 , 0) ;
5 double    lu = (double   )Load_AUX_PTR2(2 , 0 , 0) ;
6 unsigned int i ;
7 unsigned int j ;
8 double data ;
9
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10 OuterLoop (0 , Lower_IPC , Upper_IPC , i ) ; <≠[3%]
11 for ( i=Lower_IPC ; i<Upper_IPC ; i++) {
12
13 InnerLoop (0 , _i_SizeBeginPrimary , _i_SizeEndPrimary
, i ) ; <≠[71%]
14 for ( j=_i_SizeBeginPrimary ; j<_i_SizeEndPrimary ; j
++) {
15 Store_DDA( lu , i , j , Load_DDA(A, i , j ) ) ;
16 }
17 InnerLoopEnd ;
18 }
19 OuterLoopEnd ;
20 }
21
22 int LU_factor ( ) {
23 double   A = (double   )Load_AUX_PTR2(1 , 0 , 0) ;
24 int   pivot = ( int  )Load_AUX_PTR(3 , 0) ;
25 unsigned int minMN; // = M < N ? M : N;
26 unsigned int j = 0 ;
27 double  Ai i ;
28 double  Aj ;
29 double AiiJ ;
30 double ab ;
31 int j j ;
32 double recp ;
33 double t ;
34 unsigned int i ;
35 unsigned int jp ;
36 unsigned int k ;
37 unsigned int i i ;
38
39 OuterLoop (0 , Lower_IPC , Upper_IPC , j ) ; <≠[26%]
40 for ( j=Lower_IPC ; j<Upper_IPC ; j++) {
41
42 /  f i n d p i v o t in column j and t e s t f o r s i n g u l a r i t y
.  /
43 jp=j ;
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44 t = fabs (Load_AUX2(1 , j , j ) ) ;
45
46 InnerLoop (0 , j +1, _i_SizeEndPrimary , i ) ; <≠[15%]
47 for ( i=j +1; i<_i_SizeEndPrimary ; i++) {
48 ab = fabs (Load_AUX2(1 , i , j ) ) ;
49 i f ( ab > t ) {
50 jp = i ;
51 t = ab ;
52 }
53 }
54 InnerLoopEnd ;
55
56 Sto r e I ( pivot , j , jp ) ;
57
58 i f ( jp != j ) {
59 /  swap rows j and jp  /
60 double  tA = Load_AUX_PTR2(1 , j , 0) ; //A
61 Store_DDA(A, j , 0 , Load_DDA(A, jp , 0) ) ;
62 Store_DDA(A, jp , 0 , tA [ 0 ] ) ;
63 }
64
65 i f ( j<_i_SizeEndPrimary≠1) { /  compute
e lements j +1:M of j t h column  /
66 /  note A( j , j ) , was A( jp , p ) p r e v i o u s l y
which was  /
67 /  guaranteed not to be zero ( Labe l #1)
 /
68
69 recp = 1 .0 / Load_DDA(A, j , j ) ;
70
71 InnerLoop (1 , j +1, _i_SizeEndPrimary , k ) ;
<≠[31%]
72 for ( k=j +1; k<_i_SizeEndPrimary ; k++) {
73 Store_DDA(A, k , j , Load_DDA(A, j , j )  
recp ) ;
74 }
75 InnerLoopEnd ;
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76 }
77
78 i f ( j < minMN≠1) {
79 /  rank≠1 update to t r a i l i n g submatr ix :
E = E ≠ x y ;  /
80 /  E i s the reg ion A( j +1:M, j +1:N)  /
81 /  x i s the column vec to r A( j +1:M, j )  /
82 /  y i s row vec t o r A( j , j +1:N)  /
83
84 InnerLoop (3 , j +1, _i_SizeEndPrimary , i i ) ;
<≠[12%]
85 for ( i i=j +1; i i <_i_SizeEndPrimary ; i i ++)
{
86 Ai i = Load_AUX_PTR(1 , i i ) ; //
Load_DPTR( i i ) ; //A
87 Aj = Load_AUX_PTR(1 , j ) ; //Load_DPTR(
j ) ; //A
88 Ai iJ = LoadD( Aii , j ) ;
89
90 InnerLoop (4 , j +1, _i_SizeEndSecondary
, i i ) ; <≠[20%]
91 for ( j j=j +1; j j <_i_SizeEndSecondary ;
j j++) {
92 StoreD ( Aii , j j , LoadD( Aii , j j ) ≠
AiiJ   LoadD(Aj , j j ) ) ;
93 }
94 InnerLoopEnd ;
95 }
96 InnerLoopEnd ;
97 }
98 }
99 OuterLoopEnd ;
100
101 return 0 ;
102 }
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6.1.4 Dense LU Matrix Factorisation Application
The LUCPYMX application (dense LU matrix factorisation) computes the
LU factorisation of a dense matrix using partial pivoting. The algorithm is
the right-looking version of LU with rank-1 updates [Pozo and Miller, 2004].
The LU_copy_matrix() (Listing 6.3) function comprises five loops that are
parallelised using the SPE L-API kernel constructs, as per Section 5.2.
The application comprises two functions that have multiple-loops L-API
transformations. Firstly, the LU_copy_matrix() function contains a single
outer loop that consumes 3% of overall SPE execution time and a further 71%
of execution time is consumed by a single inner loop that simply performs a
store routine on a double array with a single load routine. The second func-
tion in the application is the LU_factor(), which comprises a single outer
loop and four inner loops. The outer loop consumes 16% of execution time
with the first inner loop consuming 15%, second inner loop consuming 41%,
third inner loop consuming 12% and the fourth (inner most) loop (embedded
in the third loop) consuming approximately 20% of execution time.
Figure 6.9: Dense LU matrix factorisation SPE execution time using a small
dataset.
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Figure 6.9 provides the computation times for all SPEs for the dense LU
matrix factorisation application. SPEs 1 – 4 show a much larger execution
time when compared to SPEs 5 – 6. Figure 6.10 will provide the most likely
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Figure 6.10: L-API PPE kernel functions for dense LU matrix factorisation
application SPE execution time using a small dataset. Mean results after ten
runs.
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conclusion.
Figure 6.10 shows the execution in percentage format. The L-API PPE
kernel consumed approximately 24% of execution time for recovery (violation
detection) with a greater percentile (55%) monitoring mailboxes. Increasing
the dataset presented a more uniformed distribution in SPE execution time.
Figure 6.11: Dense LU matrix factorisation SPE execution time using a large
dataset.
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Increasing the dataset size, significantly modifies the execution pattern,
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Figure 6.12: L-API PPE kernel functions for dense LU matrix factorisation
Application SPE execution time using a small dataset. Mean results after
ten runs.
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as shown in Figure 6.11. The execution times are fairly uniform, with all
SPEs completing around a mean value of 2565ms. However, increasing the
dataset size has also increased the violation recovery rate.
As shown in Figure 6.12, the L-API PPE kernel experiences a large per-
centage (47%) for recovery (violation detection) which explains the increased
execution time in Figure 6.11 when compared to the results in Figure 6.9;
similarly the increase in dataset size reflects the increased computation time.
y =
Ô
1≠ x2 (6.1)
6.1.5 Array 2D Copy Application
The ARR (Array 2D Copy) application is a simple 2D copy array algorithm.
The array is extracted from the Monte Carlo integration application that
approximates the value of pi by computing the integral of the quarter circle,
Equation 6.1 on [0,1]. It chooses random points with the unit square and
computes the ratio of those within the circle. The algorithm exercises random
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number generators, synchronised function calls and function in lining.
Listing 6.4: Array 2D copy application SPE code.
1 #include " k e rne l . h "
2
3 void Array2D_double_copy ( ) {
4 unsigned int remainder = _i_SizeEndSecondary & 3 ;
/  N mod 4;  /
5 unsigned int i =0;
6 unsigned int j =0;
7 double  Bi ;
8 double  Ai ;
9
10 OuterLoop (0 , _i_SizeBeginPrimary , _i_SizeEndPrimary
, i ) ; <≠[12%]
11 for ( i=_i_SizeBeginPrimary ; i<_i_SizeEndPrimary ; i
++) {
12 Bi = Load_AUX_PTR(0 , i ) ; // doub le   B
13 Ai = Load_AUX_PTR(1 , i ) ; // doub le   A
14
15 InnerLoop (1 , remainder , _i_SizeEndSecondary , j )
; <≠[57%]
16 for ( j=remainder ; j<_i_SizeEndSecondary ; j+=4)
{
17 Store_SA_AUX(1 , Ai , j , Load_SA_AUX(0 , Bi , j
) ) ;
18 Store_SA_AUX(1 , Ai , j +1, Load_SA_AUX(0 , Bi ,
j +1) ) ;
19 Store_SA_AUX(1 , Ai , j +2, Load_SA_AUX(0 , Bi ,
j +2) ) ;
20 Store_SA_AUX(1 , Ai , j +3, Load_SA_AUX(0 , Bi ,
j +3) ) ;
21 }
22 InnerLoopEnd ;
23 }
24 OuterLoopEnd ;
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25 }
The Array2D_double_copy() function (Listing 6.1.5) comprises two loops,
which are parallelised using the SPE L-API kernel constructs (see Section
5.2). The application comprises two loops with a single outer loop consum-
ing 12% of execution time that consists of two load pointer routines and a
single inner loop consuming approximately 57%, which has three store rou-
tines with an associated one of three load routines.
Figure 6.13: Array 2D copy SPE execution time using a small dataset.
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Figure 6.13 provides the computation times for all SPEs for the array 2D
copy application. SPEs 1 – 4 have a much higher computation time when
compared to SPEs 5 – 6.
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Figure 6.14: L-API PPE kernel functions for array 2D copy application SPE
execution time using a small dataset. Mean results after ten runs.
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Figure 6.14 shows a higher utilisation for shutdown requests (Shutdown
Checker), and a 13.94% utilisation for recovery and small percentage for
the remaining functions. Therefore, SPEs 1 – 4 complete their execution
approximately at the same rate as SPE 4 – 5. However, SPEs that complete
their copy process must wait until all SPEs have completed execution.
Figure 6.15: Array 2D copy SPE execution time using a medium dataset.
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Increasing the data input size (medium) as shown in Figure 6.15 presents a
similar result to a small dataset. However, SPEs 1 – 5 show similar execution
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time with an average completion time of 3122 ms and SPE 6 with only 8.5%
lower execution time of 2857 ms.
Figure 6.16: L-API PPE kernel functions for array 2D Copy application SPE
execution time using a medium dataset. Mean results after ten runs.
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Results from Figure 6.16 do not show a significant change in PPE utili-
sation when compared to the results in Figure 6.14.
Figure 6.17: Array 2D copy SPE execution time using a large dataset.
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Figure 6.17 shows an unified distribution of execution time. Therefore,
increasing the dataset (large) the PPE is able to service all SPE requests at
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similar timings.
Figure 6.18: L-API PPE kernel functions for array 2D copy application SPE
execution time using a large dataset. Mean results after ten runs.
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Results from Figure 6.18 do not show a significant change in PPE util-
isation. The results in Figure 6.14 and Figure 6.16 result in similarity in
execution time for all kernel functions.
6.1.6 Fast Fourier Transform Application
The FFT (fast Fourier transform) application performs a one-dimensional
forward transform of 4000 complex numbers, demonstrating the use of com-
plex arithmetic, shu ing, non-constant memory references and trigonometric
functions. The application is split into two main functions, with the first part
performing bit-reversal portion (no flops) and the second part performing the
actual Nlog(N) computational steps [Pozo and Miller, 2004].
Listing 6.5: FFT Application SPE code.
1 #include " k e rne l . h "
2 #include <simdmath . h>
3
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4 #define PI 3.1415926535897932
5
6 stat ic void FFT_transform_internal ( int d i r e c t i o n ) {
7 /  b i t r e v e r s e the input data f o r decimation in
time a l gor i thm  /
8 double  data = Load_DPTR(0) ;
9
10 unsigned int b i t ;
11 unsigned int dual = 1 ;
12
13 double w_real ;
14 double w_imag ;
15 unsigned int a ;
16 unsigned int b ;
17
18 double theta ;
19 double s ;
20 double t ;
21 double s2 ;
22
23 int i ;
24 int j ;
25
26 double wd_real ;
27 double wd_imag ;
28
29 double tmp_real ;
30 double tmp_imag ;
31
32 double z1_real ;
33 double z1_imag ;
34
35
36 FFT_bitreverse ( ) ;
37
38 // p r i n t f ( " FFT_bitreverse done %i \n " ,
_i_SPEIdenti f ier ) ;
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39
40 /  app ly f f t r ecur s ion  /
41 /  t h i s loop executed in t_log2 (N) t imes  /
42
43 OuterLoop (0 , Lower_IPC , Upper_IPC , b i t ) ; <≠[32%]
44 for ( b i t = Lower_IPC ; b i t < Upper_IPC ; b i t++, dual
 = 2) {
45 w_real = 1 . 0 ;
46 w_imag = 0 . 0 ;
47
48 theta = 2 .0   d i r e c t i o n   PI / ( 2 . 0   (double )
dual ) ;
49 s = s i n ( theta ) ;
50 t = s i n ( theta / 2 . 0 ) ;
51 s2 = 2 .0   t   t ;
52
53 InnerLoop (0 , _i_SizeBeginPrimary ,
_i_SizeEndPrimary , b i t ) ; <≠[22%]
54 for ( a=_i_SizeBeginPrimary , b =
_i_SizeBeginPrimary ; b < _i_SizeEndPrimary ;
b+= 2   dual ) {
55 i = b ;
56 j = (b + dual ) ;
57 wd_real = LoadD( data , j ) ;
58 wd_imag = LoadD( data , j +1) ;
59 StoreD ( data , j , LoadD( data , i +1) ≠ wd_real
) ;
60 StoreD ( data , j +1, LoadD( data , i +1) ≠
wd_imag) ;
61 StoreD ( data , i , LoadD( data , i ) + wd_real )
;
62 StoreD ( data , i +1, LoadD( data , i +1) +
wd_imag) ;
63 }
64 InnerLoopEnd ;
65
66 /  a = 1 . . ( dual≠1)  /
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67 InnerLoop (1 , 1 , dual , a ) ; <≠[7%]
68 for ( a = 1 ; a < dual ; a++) {
69 /  t r i gnome t r i c recurrence f o r w≠> exp ( i
t h e t a ) w  /
70 tmp_real = w_real ≠ s   w_imag ≠ s2  
w_real ;
71 tmp_imag = w_imag + s   w_real ≠ s2  
w_imag ;
72 w_real = tmp_real ;
73 w_imag = tmp_imag ;
74 }
75 InnerLoopEnd ;
76
77 InnerLoop (2 , _i_SizeBeginPrimary ,
_i_SizeEndPrimary , b) ; <≠[26%]
78 for (b = _i_SizeBeginPrimary ; b <
_i_SizeEndPrimary ; b += 2   dual ) {
79 i = 2 (b + a ) ;
80 j = 2 (b + a + dual ) ;
81 z1_real = LoadD( data , j ) ;
82 z1_imag = LoadD( data , j +1) ;
83 wd_real = w_real   z1_real ≠ w_imag  
z1_imag ;
84 wd_imag = w_real   z1_imag + w_imag  
z1_real ;
85 StoreD ( data , j , LoadD( data , i ) ≠ wd_real ) ;
86 StoreD ( data , j +1, LoadD( data , i +1) ≠ wd_imag
) ;
87 StoreD ( data , i , LoadD( data , i ) + wd_real )
;
88 StoreD ( data , i +1, LoadD( data , i +1) +
wd_imag) ;
89 }
90 InnerLoopEnd ;
91 }
92 OuterLoopEnd ;
93 }
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94
95 int FFT_bitreverse ( ) {
96 int N = _i_SizeEndPrimary ; //_i_SizeEndPrimary ;
97 double  data = Load_AUX_PTR(1 , 0) ; // Load_DPTR(0) ;
98
99 /  This i s the Goldrader b i t≠r e v e r s a l a l gor i thm  /
100 unsigned int n=N/2 ;
101 unsigned int nm1 = n≠1;
102 unsigned int i =0;
103 unsigned int j =0;
104 int i i ;
105 int j j ;
106 unsigned int k ;
107 double tmp_real ;
108 double tmp_imag ;
109
110 OuterLoop (0 , 0 , nm1, i ) ; <≠[99%]
111 for ( i =0; i < nm1 ; i++) {
112
113 /  i n t i i = 2  i ;  /
114 i i = i << 1 ;
115
116 /  i n t j j = 2  j ;  /
117 j j = j << 1 ;
118
119 /  i n t k = n / 2 ;  /
120 k = n >> 1 ;
121
122 i f ( i < j ) {
123 tmp_real = Load_AUX(1 , i i ) ; //LoadD( data , i i )
;
124 tmp_imag = Load_AUX(1 , i i +1) ; //LoadD( data ,
i i +1) ;
125 Store_AUX(1 , i i , Load_AUX(1 , j j ) ) ;
126 Store_AUX(1 , i i +1, Load_AUX(1 , j j +1) ) ;
127 Store_AUX(1 , j j , tmp_real ) ;
128 Store_AUX(1 , j j +1, tmp_imag) ;
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129 }
130
131 while ( k <= j && (k!=0 && j !=0) ) {
132 /  j = j ≠ k ;  /
133 j ≠= k ;
134
135 / k = k / 2 ;  /
136 k >>= 1 ;
137 }
138
139 j += k ;
140 }
141 OuterLoopEnd ;
142
143 return 0 ;
144 }
145
146 void FFT_inverse ( ) {
147 int N = _i_SizeEndPrimary ;
148 double  data = DATA_PTR_PRIMARY(___CACHE_DOUBLE, 0) ;
149 int n = N/2 ;
150 double norm = 0 . 0 ;
151 unsigned int i ;
152
153 FFT_transform_internal (+1) ;
154
155 /  Normalize  /
156 norm=1/((double ) n) ;
157
158 OuterLoop (0 , _i_SizeBeginPrimary , _i_SizeEndPrimary ,
i ) ; <≠[99%]
159 for ( i=_i_SizeBeginPrimary ; i<_i_SizeEndPrimary ; i++)
{
160 StoreD ( data , i , LoadD( data , i )   norm) ;
161 }
162 OuterLoopEnd ;
163 }
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The FFT_transform_internal() function (Listing 6.5) comprises three
functions that are parallelised using the SPE L-API kernel constructs – see
Section 5.2. The FFT application is built from three functions: the first func-
tion, static void FFT_transform_internal(int direction), consists of
a single outer loop that consumes approximately 32% of execution time fol-
lowed by an inner loop that performs a six load routines and four store
routines that consumes 22% of execution time. A second inner loop per-
forms no L-API load or store functions, followed by a third inner loop that
is similar to the first inner loop that consumes approximately 26% of execu-
tion time. The second function int FFT_bitreverse() consists of a single
loop with multiple load and store routines which consumes approximately
99% of execution time. The final function in the application is the void
FFT_inverse() which all consists of a single loop that consumes 99% of the
execution time.
Figure 6.19: FFT application SPE execution time using a small dataset.
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Figure 6.19 provides the computation times for all SPEs for the FFT
application. SPEs 1 – 3 and 5 complete execution at an average of 61 ms;
SPE 4 completes in a much higher time of 79 ms and SPE 6 completes in a
much lower time of 45 ms.
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Figure 6.20: L-API PPE kernel functions for FFT application SPE execution
time using a small dataset. Mean results after ten runs.
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Results from Figure 6.20 show a sporadic change in PPE utilisation. Re-
covery (violation detection) consumes an approximate 22.25%, shutdown re-
quests (shutdown checker) utilises 6.96%, mailbox monitor utilises a larger
41.96%, region interrupt consumes 10.22% and the remaining functions con-
sume less than 1%.
Figure 6.21: FFT application SPE execution time using a large dataset.
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Increasing the dataset size increases the computation time for each SPE,
as shown in Figure 6.21. In comparison with Figure 6.19, the increases in
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computation times follow a similar trend with the only di erence being the
increased time per SPE.
Figure 6.22: L-API PPE kernel functions for FFT application SPE Execution
time using a large dataset. Mean results after ten runs.
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However, the results from Figure 6.22 reflect a di erent trend when com-
pared to Figure 6.20, with mailbox monitoring consuming a greater percent-
age for a small dataset, the current results for a larger dataset, the mailbox
monitoring is significantly reduced to 15.72%, with shutdown request con-
suming the largest percentage of 65.15%.
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Table 6.4: Completion state matrix for SciMark application without L-API
transformations. Application with a Yes status for completion represents a
successful execution. Partial status represents the incorrect result generated
from execution. Failed status represents a complete failure of the application,
execution failure.
Application Dataset Completed Description
Sparse matrix multiply Small Yes Passed
Sparse matrix multiply Large Yes RAW
Jacobi successive over-relaxation Small Partial RAW
Jacobi successive over-relaxation Large Partial RAW
Dense LU matrix factorisation Small Yes Passed
Dense LU matrix factorisation Large No Failed
Array 2D copy matrix Small Yes Passed
Array 2D copy matrix Medium Partial RAW
Array 2D copy matrix Large Partial RAW
Fast Fourier transform Small Yes Passed
Fast Fourier transform Large No Failed
6.2 Comparative Analysis
The previous subsections provide results for all applications using the L-API
framework. This section explores the same applications without utilising the
L-API framework, thus presenting results and observations when attempting
to apply the original benchmark code to a single SPE – see Appendix E2.
Table 6.4 lists the results when strictly applying the SciMark benchmark
to the IBM Cell processor without any L-API transformations. All applica-
tions with a small dataset successfully complete execution without any issues.
However, increasing the dataset size for all applications resulted in either a
partial or failed execution.
Increasing the dataset size resulted in either RAW or complete applica-
tion failure whereby the system was unable to recover (application crashed),
causing the default operating system operation of application process thread
2See Figure E.1.
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termination. This behaviour was most common throughout the test runs.
On a few occasions, most applications did complete successfully with a large
dataset. However, this occurrence was very rare and therefore the application
was considered to have failed.
In contrast, the array 2D copy matrix application completed on all datasets,
but increasing the dataset size did cause some of the SPEs to use the wrong
data due to RAW hazards. In each cases, the active SPE would use stale
data when it should have waited to use the updated data which resulted in
partial completion but an incorrect final result.
Table 6.5: L-API performance improvement matrix.
Application Dataset L-API
Sparse matrix multiply Small 22.5%
Sparse matrix multiply Large 20.73%
Jacobi successive over-relaxation Small 19.63%
Jacobi successive over-relaxation Large 6.47%
Dense LU matrix factorisation Small 24.16%
Dense LU matrix factorisation Large 6.47%
Array 2D copy matrix Small 0%
Array 2D copy matrix Medium 0%
Array 2D copy matrix Large 0%
Fast Fourier transform Small 22.25%
Fast Fourier transform Large 8.34%
Applying the L-API framework (transformations to the code) resulted
all in applications executing successfully and, more importantly, Table 6.5
outlines the actual performance improvement gained when using the L-API
for each application.
Taking all the L-API results, divided by the total number of applications,
gives an average 11% recovery improvement and all application completed
successfully when using the L-API framework, excluding those applications
where no improvement at all was seen, the speed increased on average by
16.3%. Another observation made a ecting the framework is the dataset
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size, such that, increasing the dataset reduces the recovery time for each
application, as fewer violations are encountered when compared to a small
dataset. The framework overhead is consistently higher, with increased vio-
lation recovery, but still resulting in a successfully completed application.
6.3 Summary
All applications in the SciMark benchmark were simple to parallelise using
the L-API constructs. L-API kernels, operating on both processor types,
functions consistently, with kernel functions operating as designed. Loops
were successfully transformed with constructs, with the coupling of load and
store constructs resulting in the degradation of the overall performance.
Interestingly, in order for correct use of data by an SPE, load and store
constructs were absolutely imperative and therefore SPEs did result in a
suspended state whereby the entire SPE context would wait until a signal
message was received from either an SPE or the PPE. This is normal archi-
tectural behaviour when employing SPE mailboxes. This can be considered
as a benefit because of the reduced overall power consumption when an SPE
is in a suspended state. However, no other work can be done by the SPE
until a signal arrives. An SPE would typically wait for a signal notifica-
tion, otherwise mailboxes are utilised while the SPE context is in an active
processing state.
With the use of a single SPE the results reflected more favourably to-
wards non-L-API transformed code due to large overheads. Results from
L-API SPE kernels for each application show a greater dependence on the
odd-pipeline (see Section 4.5 and Appendix D), moreover such functions (L-
API SPE kernel functions) would operate more consistently on traditional
processor architectures. However, the original design of the SPEs was to ac-
celerate mathematical code and it was not designed for the general-purpose
algorithms that are prevalent in the SPE L-API kernels.
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When comparing both non- and with L-API versions of the applications,
the comparisons di ered quite significantly. Executing the SciMark frame-
work on multiple SPEs resulted in either successful, partial or failed execu-
tion. However, applying the L-API framework resulted in all applications
executing successfully with an overall 11% improvement recovery rate.
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Chapter 7
Conclusion
Chip-multicore processor dies continue to shrink in dimensions, while tradi-
tional microarchitectural processors that are used to deliver higher perfor-
mance, with deeper pipelining, have become increasingly expensive, despite
their diminished performance improvements. Workloads with inherent par-
allelism are able to take advantage of such processors. This thesis proposes
software support for a heterogeneous chip-multicore processor using a be-
spoke software framework (L-API) that empowers programmers to harness
the underlying hardware through simple API calls.
The two fundamental research questions that have driven this study are:
how can dependencies presented in complex code, which use both hardware
and software, be handled and how can workloads be evenly distributed across
an asymmetrical processor.
Dependencies are handled by the L-API framework that handles low-level
data hazards and automatically recovers the application from such hazards
without programmer intervention.
The L-API framework ensure workloads are distributed across an asym-
metrical processor by decomposing for loop iterations into groups. The total
number of groups generated by the L-API framework equals the total num-
ber of SPEs available on the Cell processor. Each group is then controlled by
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the PPE while ensuring workloads (groups) are maintained and monitored
by the PPE L-API kernel.
This thesis is validated through a detailed evaluation of SciMark [Pozo
and Miller, 2004] benchmark applications measured on a realistic IBM sim-
ulator and the IBM Cell chip-multicore processor.
The next section reviews in detail the findings and contributions from this
thesis and then discuss possible directions for future work. This is followed
by summarising the most important lessons to be taken from this research.
7.1 Findings
The results and analysis presented in Chapter 6 provide a detail analysis of
the L-API framework applied to five applications from the SciMark bench-
mark. This section will briefly describe the findings captured from the anal-
ysis presented in the previous chapter.
The findings are grouped as follows:
1. Without the L-API framework, not all applications were able to com-
plete using all available datasets.
2. When the L-API framework is applied to any application from the Sci-
Mark benchmark using any dataset, all applications complete without
error.
3. Meaningful violations are detected by locating precise memory ad-
dresses. This is achieved through Cell’s DMA mechanism coupled with
L-API framework that tracks in real-time the location of all data vari-
ables used (provided those variables are registered with L-API) that
may or may not produce a data violation.
4. Applications using a small dataset saw an improvement of 17% in com-
pletion. Completion is defined as successful violation detection, res-
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olution and rollback (if applicable) when compared to a non-L-API
version.
5. Applications using a larger dataset saw an improvement of 16% in com-
pletion when compared to a non-L-API transformation. Completion is
defined as successful violation detection, resolution and rollback (if ap-
plicable) when compared to a non-L-API version.
6. Overall improvement recovery rate was 11% (mean).
7. Not all applications were successfully completed when the L-API is not
applied. Also, for some applications that did complete successfully, the
final calculated result was incorrect (see Table 6.4).
8. The L-API utilised a significant number of available resources from the
Cell microprocessor for the L-API framework.
9. The L-API framework is modular in software design but the communi-
cation mechanisms are heavily reliant on the Cell’s underlying commu-
nication mechanisms, in particular DMA. However, through additional
development, non-homogeneous processes can be supported.
The following section presents the main contributions from this research.
7.2 Contributions
The contributions of this study are located in the nexus between hardware
and software, this is hypothesised into three groups:
1. A software-only approach does not take into account the functional-
ity of hardware and therefore, a brute-force approach is implemented;
moreover the results obtained may not reflect positively, and therefore
the conclusion of hardware inability is the root cause.
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2. A hardware-only approach using speculative assistance and cache line
policies accelerates detection and enables correct dispersion of tasks
across the processing cores. The programmer does not have any signif-
icant control over hardware operation (see Section 3.4.4).
3. A hybrid approach allows researchers to focus on the cooperation be-
tween software and hardware to perform the required task and accel-
erate the performance from both aspects more e ectively (see Chapter
3).
Only when both elements work in harmony with a degree of synchroni-
sation towards a mutual goal is a task completed. Hardware and software
need to coexist and function more e ectively on current and new generation
of multicore processors. Developing software that aids the detection of par-
allelism, and hardware to provide the transits, means that data movements
across components can be better achieved through a greater understanding
of both hardware functionality and software capability to enhance the given
functionality from the available hardware.
The true test of any framework is its application to real-world code and
systems. The Cell CMP presents itself as a challenge. However, due to its
structure and hardware a programmer can easily visualise and implement
systems to extrapolate potential performance while retaining software com-
munication through software control more readily. The contribution o ered
by the framework presented in this research attempts to demonstrate this
marriage and in doing so further enhances the point of heterogeneous micro-
processor architecture.
7.2.1 The Heterogeneous Approach
Compared to previous approaches that utilise TLS, this thesis contributes a
cooperative approach that exploits the respective strengths of software and
hardware and fortifies the interface between them. In other words, maximum
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utilisation of the hardware is the priority; this creates e ciency savings with
speed-up as a result. This could potentially facilitate current processes to
be completed using more energy-e cient processors, saving time, power and
money; playing a part in reducing greenhouse emissions and for this reason
the ability to control hardware was vital and why the Cell was chosen. This
thesis utilises most of the available components of the Cell processor to o oad
the logic overheads from the main processor.
Many proposals utilising generic processors have limited hardware control
(see Section 3.4.4), requiring a greater dependency on abstracted software
libraries with modified compiler support.
Through a new software framework whose instructions harness the under-
lying hardware, this in turn frees the developer and hardware from the burden
of breaking programs into threads and to track registers from dependencies
between them, while empowering the software (L-API) to deterministically
parallelise programs without the cost and overheads of speculation.
This cooperative approach has many advantages over those that used ei-
ther software or hardware in isolation, and it allows the implementation of
aggressive software optimisations that harness the underlying hardware and
distribution logic computation ,and minimises both the complexity of con-
fusing logic and the external costs of speculative instructions and additional
computation overheads.
7.2.2 A Unified Support
Fully utilising the strengths of both hardware and software assists in the
creation of e cient code and is considered to be vitally important. Thread-
level speculation has matured but its premise of improved detection of data
hazards (see Chapter 3) is quite limited. Speculation does not take full con-
sideration of hardware traits and power consumption. Results from past
research (see Section 3.1, 3.3, 3.4 and 4.3) use the SPEC benchmark which
itself is oriented to scientific applications rather than everyday uses. More-
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over, commercial code and general-purpose code have more in common and
therefore benchmarks such as SPEC cannot be considered to be an ideal
measure of performance.
Previous TLS studies are supported by hardware speculation but there is
no hardware support of this nature used in this thesis which is unique because
the implementation of the framework is modularised and can be adapted to
the architectures with appropriate modification (however, some considerable
e ort is required but implementation is achievable).
This thesis has demonstrated software and hardware working in tandem
in order to achieve a greater level of utilisation and there after focus on
true performance achievement. With homogeneous multicore processors, a
significant amount of hardware control is not visible to the programmer and
therefore they have to rely on software libraries to achieve the required task,
it is common to as seen in many past and current studies.
Moreover, heterogeneous processors such as the IBM Cell processor al-
low significant hardware access to better parallelise and utilise the available
hardware. Traditional multicore processors (symmetric) have complex cache
policies which are hidden from the programmer, and the application imple-
mentation must rely on given hardware logic to achieve a greater degree of
parallelism which is not always the case (see Section 3.4.4).
7.2.3 A Comprehensive Evaluation of the L-API Frame-
work
Another key contribution is the framework itself – see Chapter 5. It is
designed to be simple to use by the programmer, while simultaneously har-
nessing the underlying hardware for bespoke software logic control and com-
putation. Recovery is dealt with almost instantaneous, proper coordination
of data repositories in both o - and on-chip memory on multiple processors.
Past research focused mainly on detailed speculation, which in most cases
did not resolve hazards without increased overheads; the framework pre-
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sented here provides comprehensive data distribution and hazard recovery
without the need of any forms of speculation. The L-API framework exploits
the underlying heterogeneous hardware e ciently.
7.3 Hindrances to the L-API Framework
During this study a number of limitations and hindrances were found, which
will be addressed in this section. SciMark (a benchmark with multiple appli-
cations) is inherently straightforward to parallelise using the constructs from
the Lyuba-Application Programming Interface (L-API) library1. However,
analysis of results has identified an area of improvement – the SPU pipeline
constrains and limits due to it not being a true dual issue pipeline2 (as found
in general-purpose processors).
It was found that hardware itself created two bottlenecks. Firstly, due to
the hardware limitations3 of the SPE the L-API interface it is limited in its
ability to process if statements, with associated branching, in comparison
to other types of processors. Secondly, the code relating to mathematical
operations should be optimised to better exploit hardware within the SPUs
pipeline through the Cell SDK. Techniques such as branch processing and
branch prediction instructions (for branching) should be enforced, notifying
the SPU to stop fetching instructions and start processing instructions at a
new program counter (new address) of instructions. Use of conditional (de-
pendence on branch address comparison) and unconditional (constant branch
address) would aid unnecessary if statement instructions and therefore re-
duce overall BR functional unit usage.
1see Chapter 5 for the L-API interface.
2see Chapter 6 and subsection 4.5.2.
3The IBM Cell has been specifically designed for fast vector processing and the SPEs
are not ideally suited for general purpose code statements - if statements. These large
numbers of questions challenge the SPE. However, due to the limited availability of het-
erogeneous microprocessors, the Cell was the only choice due to its availability and the
options to program it.
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However, the results do not show a huge improvement in performance of
processed code. Also, research presents a framework that e ciently utilises
the available hardware that can assist software frameworks to allow the ex-
trapolation of sequential code. Research from past studies (see Chapter 3)
places a greater focus on hardware implementations through a coarse-grained
threaded pipelining system with software assistance; however, such research
does not detail specific hardware resource utilisation.
The PPE element requires additional functional assets in order to cope
with a large number of requests emanating from SPEs. If SPUs had a true
dual-issue pipeline and did not share certain hardware resources while allow-
ing multiple threads (minimum of two threads) to execute in parallel, then
the issues outlined above could be alleviated to some degree.
Furthermore, L-API kernels functioning on the SPEs are increasingly too
dependent on the PPE to resolve simple queries; hence, the waiting times
(results4) of the SPE were significantly large. Another limitation was mea-
suring the power usage of the processor when executing applications in the
SciMark benchmark; unfortunately avail such a resource was unable for this
study.
Taking into consideration all the factors involved throughout this re-
search, the findings are as follows:
1. Developing a framework to detect hazards on a multicore processor is
complex.
2. Developing on a heterogeneous multicore processor such as the IBM
Cell Broadband Engine was di cult to begin with, but once I under-
stood the concepts and abstraction of the di erent available libraries
for the Cell, programming became less complex.
3. The Cell itself is more suited to fast SIMD vector type code, especially
for the SPEs.
4See Chapter 6 for results and observations.
169
4. Hardware synchronisation is imperative to support thread-shared and
global variables. Mutexes provide course-grained locks, but for fine-
grain control, hardware synchronisation locks provide more control.
5. The L-API did not fully utilise all applicable resources of the SPE’s
pipeline. Further optimisation of the L-API could attain a greater
utilisation of code with mathematical operators. In other words, code
that exhibits extensive mathematical operation; the L-API can detect
hazards with such operators. Currently, the L-API only protects the
application from hazards that are within shared or global variables.
6. Instead of focusing on speed-up equations, I believe the focus for mea-
surement must be shifted from Amdhal’s law to microprocessor hard-
ware utilisation. This metric provides a more realistic picture and can
enhance the way systems use resources that are underutilised and at-
tempt to optimise software components of a system that over-utilise
hardware components.
7. The L-API over-utilised the PPE such that each SPE would send multi-
ple requests for an active iteration; this must be reduced to one request
for one iteration of a loop. As each SPE waited for a response, the
PPE was not able to process all requests immediately. Therefore, the
next version of the L-API must delegate response to in active SPEs,
possibly using the overlay technique.
8. This needs to be a focus on modularity in software designs and possibly
the application of L-API to other platforms including graphic processor
units (GPUs).
However, problems do arise in heterogeneous processors: controlling the
actions of specific components becomes complex, ensuring utilisation remains
consistent and resource management may become tedious including, ensuring
that the pipelines are kept busy with correct types of work. These software
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and hardware limitations are evident in the current generation of the IBM
Cell processor – see Chapter 4.
7.4 Future Work
Heterogeneous architectures are beginning to have a greater presence in both
commercial and mobile platforms including graphic processor units (GPUs).
Future work could entail the use of either parts of, or the complete, L-API
framework. Due to its modular design and ease of use a greater focus can
be placed on the development and enhancements of data hazard detection
and recovery on such architectures as GPUs. The importance of hardware
control should be considered by the programmer to further extrapolation of
parallelism and improve hardware utilisation, accordingly.
As more scientific data is processed on GPUs due to vector-type data
(inherently GPUs have a considerable number of vector processing units).
Due to L-API modular design, the framework (L-API) has an opportunity
to harness and provide value using GPUs. GPUs by design are heterogeneous,
and the applicability of the L-API framework to such an architecture is well
suited. However, the L-API currently supports scalar data types such as
arrays (see Chapter 5), and therefore the framework must implement vector
data which will require further enhancement to support the new capability.
Another potential prospect is the ability to incorporate existing technologies
that enhance the L-API framework.
Cuda and OpenCL technology allows programmers to e ciently distribute
workloads across multiple devices. However, they only provide mechanisms
for writing programs that execute across heterogeneous platforms consisting
of central processing units (CPUs), graphics processor units (GPUs), DSPs
and other processors, using traditional languages such as C, C++ and For-
tran. For data dependence checking and recovering, additional mechanisms
are required to deal with such hazards.
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As proved in this study, the L-API is able to successfully recover from
violations and produce the correct results at the end of execution. Coupling
these sets of technologies (L-API with Cuda and/or OpenCL) can further
enhance L-API to support multiple platforms using GPUs.
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Appendix A
Emphasis on common function
calls with description
194
Table A.1: Violation, recovery, load and store function prototypes.
Prototype & Description
1 void  ptf_SPEDataOutputViolationAnalyser (void   arg )
Analyse each load or store requests placed are rechecked
for violation. If no violation is found then service
request, otherwise create a recovery thread for system
recovery.
1 void  ptf_SPERecovery (void  unused )
The recovery begins in this thread function. Only
one instance of this thread function can exist in the
runtime environment. Typical responsibility of the
function is to stop all SPEs, recalculate region parame-
ters and restart the system from the new recovered state.
1 void  ptf_SPEMonitorMailbox (void   arg )
Each SPE will place a value of the iteration it has
successfully processed. The PPE L-API kernel will read
the value from the SPE’s outgoing mailbox and update
the iteration completion log structure.
1 void  ptf_SPERequestResolverScalar (void   arg )
Each request placed in the system is channelled to this
function. Here, the request is analysed and serviced
only if no violations have been detected. The Output
Violation array is also updated for each iteration that
has been processed.
1 void  ptf_SPERequestResolverScalar (void   arg )
Determines where the location of data loads or store.
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Table A.1 shows additional information of L-API functions from the PPE
kernel. These low-level functions provide auxiliary logic for the L-API, by
abstracting low-level calls (embedded into auxiliary functions) assists L-API
to harness the underlying hardware functionality of the Cell microprocessor.
Table A.2: Request analyser callback function state Labels.
Tag Description
RA Request analysis
RG Register
DR Deregister
CB Copy back
M or MAESC Monitor array element state container
DOVA-C Data output violation analysis – creation
DOVA-K Data output violation analysis – kill
CBFR Callback function return
Table A.2 shows the di erent state labels/stages used by the request
analyser function. The reader is referred to Chapter 5 for details on request
recovery.
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Appendix B
L-API PPE Code
B.1 common.hpp
1 #ifndef _COMMON_HPP_
2 #define _COMMON_HPP_
3
4 #ifndef NULL
5 #define NULL 0
6 #endif
7
8 #define THREAD_USLEEP_DEFAULT us l e ep (10000) ;
9
10 #define CELL_MEMALIGN_16 4
11 #define CELL_MEMALIGN_128 7
12
13 #define TRUE 1
14 #define FALSE 0
15
16 #define STORE 200
17 #define LOAD 201
18
19 #define STORE_AUX 202
20 #define LOAD_AUX 203
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21
22 #define LOOP_RESTART 204
23
24 #define SPE_STOP 300
25 #define SPE_START 301
26 #define SPE_HALT 302
27 #define SPE_SHUTDOWN 303
28 #define SPE_CONTINUE 304
29 #define SPE_RESTART 305
30 #define SPE_STANDBY 306
31 #define SPE_DEPENDENCY 307
32 #define SPE_NO_DEPENDENCY 308
33
34 #define SPE_REQUEST_COMPLETE 309
35 #define SPE_COMMIT_RANGE 310
36 #define SPE_INIT_MODE 311
37
38 #define EMPTY 312
39 #define MODIFIED 313
40 #define SPE_BUSY 314
41 #define NONE 315
42
43 #define EA 316
44 #define LS 317
45
46 #define SPE_COMPLETE 318
47 #define SPE_WRITEBACK 319
48
49 #define SPE_WRITEBACK_COMPLETE 322
50
51 #define SPE_SHUTDOWN_REQUEST 323
52
53
54 #define REQUEST_RESOLVE 330
55 #define SPE_WORK_PROCESSED 331
56
57 #define BUFFER1 335
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58 #define BUFFER2 336
59
60 #define THREAD_EXIT 340
61 #define THREAD_PAUSE 341
62 #define THREAD_RESTART 342
63
64 #define FUNCTION_FAILED ≠1
65 #define FUNCTION_EXIT 0x003
66
67 #define REGISTER 400
68 #define DEREGISTER 401
69 #define COPY_BACK 402
70 #define INNER 403
71 #define OUTER 404
72
73 #define REGION_PROCESSING 412
74 #define REGION_SYNC 413
75 #define REGION_COMPLETED 414
76 #define REGION_FAILED 415
77
78 #define INPUT 416
79 #define OUTPUT 417
80
81 #define INTERNAL_STORE 418
82 #define EXTERNAL_STORE 419
83 #define NO_STORE 420
84
85 #define DOUBLE_ARRAY 0x001
86 #define SINGLE_ARRAY 0x002
87
88 #define START 0x003
89 #define STOP 0x004
90
91 #define SPU_ELEMENT 0x005
92 #define PPU_ELEMENT 0x006
93
94 #define SIGNAL1_CL 0x009
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95 #define SIGNAL2_CL 0x010
96 #define SIGNAL1_QC 0x011
97 #define SIGNAL2_QC 0x012
98
99 #define LOAD_E 0x007
100 #define STORE_E 0x008
101
102 #define MAILBOX_INTERRUPT 0x013
103 #define PROGRAM_COMPLETE_EXECUTION 0x014
104 #define CALLBACK 0x015
105
106 #define THREAD_DOVA 0x016
107 #define THREAD_R 0x017
108 #define THREAD_ASC 0x018
109 #define THREAD_RRS 0x019
110 #define THREAD_MM 0x026
111
112 #define CALLBACK_SR 0x020
113 #define CALLBACK_R 0x021
114 #define CALLBACK_RC 0x022
115 #define CALLBACK_RC1 0x023
116 #define CALLBACK_RCS 0x024
117 #define CALLBACK_RL 0x025
118 #define CALLBACK_RR 0x027
119
120 typedef struct measure_tag {
121 unsigned int name ; //LOAD_E | | STORE_E | | SIGNAL1_CL | |
122 //SIGNAL2_CL | | SIGNAL1_QC | | SIGNAL2_QC | |
123 //CALLBACK_INTERRUPT | | MAILBOX_INTERRUPT
124 unsigned int spe ;
125 unsigned int element ; //SPU_ELEMENT or PPU_ELEMENT
126 // unsigned long long va lue ; // decrement va lue (SPU) or
decrement va lue (PPU)
127 unsigned long long begin ;
128 unsigned long long end ;
129 } measure_t ;
130
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131
132
133
134
135 typedef struct parameters_tag {
136 unsigned int spe ;
137 unsigned int begin ;
138 unsigned int end ;
139 } parameters_t ;
140
141 typedef struct {
142 int i t e rat ion_owner ;
143 unsigned int request_type ;
144 unsigned int spe ;
145 int l a s t_load ;
146 int l a s t_s t o r e ;
147 int e x c l u s i v e ;
148 int e x i s t ;
149 unsigned short load ;
150 unsigned short s t o r e ;
151 unsigned int r eg i on ;
152 unsigned int l oop_leve l ;
153 unsigned int l e v e l ;
154 double data ;
155 int aux ;
156 unsigned index_a ;
157 unsigned index_b ;
158 unsigned io_array_type ;
159
160 unsigned int oute r_ l eve l ;
161 } element_t ;
162
163 typedef struct loop_tag {
164 unsigned int done ;
165 unsigned int oute r_ l eve l ;
166 unsigned int l e v e l ;
167 unsigned int spe ;
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168 unsigned int id ;
169 unsigned int pos_start ;
170 unsigned int pos_end ;
171 unsigned int type ;
172 } loop_t ;
173
174 typedef struct spe_sig_ob_tag {
175 unsigned int id ;
176 unsigned int spe ;
177 unsigned int l oop_leve l ;
178 } spe_sig_ob_t ;
179
180 typedef struct spe_area_tag {
181 unsigned long long reg1 [ 8 ] ;
182 unsigned long long reg2 [ 8 ] ;
183 } spe_area_t ;
184
185 typedef struct temp_storage_tag {
186 int spe ;
187 int s i z e ;
188 unsigned int addr ;
189 unsigned long long next_spe_addr ;
190 unsigned long long prev_spe_addr ;
191 } tmp_storage_t ;
192
193 typedef struct spe_sig_tag {
194 int spe_id_exclude ;
195 int r eg i on ;
196 } spe_sig_t ;
197
198 typedef struct _control_block {
199 unsigned long long ea_addr [ 4 ] ;
200 int id_addr [ 4 ] ;
201 } control_block_t ;
202
203 typedef struct _control_block_monitor {
204 unsigned long long ea_in ;
202
205 unsigned long long ea_out ;
206 int pad ;
207 int unused [ 3 ] ;
208 } control_block_monitor_t ;
209
210 typedef struct request_message_tag {
211 double data ;
212 int data_type ;
213 unsigned long long data_address ;
214 int region_number ;
215 int request_type ;
216 unsigned int spe_sid ;
217 unsigned int owner_itr ;
218 unsigned int where_itr ;
219 unsigned int l oop_leve l ;
220 unsigned int l e v e l ;
221 unsigned loop_type ;
222 int aux ;
223 unsigned index_a ;
224 unsigned index_b ;
225 unsigned io_array_type ;
226
227 unsigned int oute r_ l eve l ;
228 } request_message_t ;
229
230 typedef struct context_ls_tag {
231 unsigned long long ea_addr [ 5 ] ;
232 unsigned long long pad [ 3 ] ;
233 } context_ls_t ;
234
235 typedef struct transmit_report_tag {
236 unsigned int type ;
237 unsigned int spe ;
238 unsigned int r e s u l t ;
239 unsigned int handle ;
240 unsigned int data_from_spe ;
241 unsigned long addr ;
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242 unsigned int r eg i on ;
243 unsigned int monitor ;
244 } transmit_report_t ;
245
246 typedef struct monitor_report_tag {
247 unsigned int spe ;
248 unsigned int loop ;
249 unsigned int r eg i on ;
250 unsigned int monitor ;
251 } monitor_report_t ;
252
253 typedef struct recovery_info_tag {
254 element_t element_data_from ;
255 element_t element_to_update ;
256 } recovery_info_t ;
257
258 typedef struct ipc_info_tag {
259 unsigned int spe ;
260 unsigned long long ipc_addr ;
261 } ipc_info_t ;
262
263 typedef struct region_complete_tag {
264 unsigned short connected ;
265 unsigned int spe ;
266 unsigned int r eg i on ;
267 unsigned int complete ;
268 int commit_back ;
269 } region_complete_t ;
270
271 typedef struct spe_info_init_tag {
272 unsigned int spe ;
273 unsigned long long ea_addr [ 5 ] ;
274 unsigned long long pad [ 3 ] ;
275 } spe_info_init_t ;
276
277 typedef struct reg i s t e r_shared_var iab le_tag {
278 int data_type ;
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279 unsigned int data_region ;
280 unsigned long long data_address ;
281 unsigned int spe ;
282 } reg i s t e r_shared_var iab l e_t ;
283
284 typedef struct spe_status_tag {
285 unsigned long long i p c ;
286 unsigned long long r3 ;
287 unsigned long long r4 ;
288 unsigned long long r5 ;
289 int s t a tu s ;
290 unsigned int spe ;
291 int counter ;
292 } spe_status_t ;
293
294 typedef struct data_io_tag {
295 unsigned int data_type ;
296 unsigned int r eg i on ;
297 void   input ;
298 void  output ;
299 } data_io_t ;
300
301 typedef struct context_params_tag {
302 unsigned int f i n a l ;
303 unsigned int completed ;
304 int as s i gned ;
305 unsigned int bench ;
306 unsigned int found ;
307 unsigned long long spe_r3 ;
308 unsigned long long spe_r4 ;
309 unsigned long long spe_r5 ;
310 unsigned int type ;
311 unsigned int region_total_spe_count ;
312 unsigned int spe ;
313 unsigned int r eg i on ;
314 unsigned long long ea_in ;
315 unsigned long long ea_out ;
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316 unsigned int s i z e ;
317 unsigned int s i z e 2 ;
318 unsigned int i t r_beg in ;
319 unsigned int i tr_end ;
320 unsigned int s i ze_beg in ;
321 unsigned int s ize_end ;
322 unsigned int size_begin_2 ;
323 unsigned int size_end_2 ;
324 unsigned int i t r_ s t a r t ;
325 unsigned int i t r_ t o t a l ;
326 unsigned int parent_loop ;
327 unsigned int ch i ld_loop ;
328 unsigned long long ipc_interna l_counter ;
329 unsigned long long ea_aux ;
330 unsigned long long ea_aux2 ;
331 unsigned long long ea_aux3 ;
332 unsigned int io_array_type ;
333 unsigned long long s tore_array ;
334 } context_params_t ;
335
336 typedef struct params_t {
337 unsigned int bench_name ;
338 unsigned int bench_id ;
339 unsigned int s i z e ;
340 unsigned int s t a r t_ i t e r a t i o n s ;
341 unsigned int t o t a l_ i t e r a t i o n s ;
342 unsigned int s ize_1_dataset ;
343 unsigned int s ize_2_dataset ;
344 unsigned long long input ;
345 unsigned long long output ;
346 unsigned long long aux ;
347 unsigned long long aux2 ;
348 unsigned long long aux3 ;
349 unsigned io_array_type ;
350 } param_io_t ;
351
352
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353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369 //////////////////////////////////// Benchmark cons tan t s
////////////////////////////////////
370
371 #define FFT 0x801
372 #define SOR 0x802
373 #define SPARSE 0x803
374 #define LU 0x804
375 #define MONTE 0x805
376 #define ARRAY 0x806
377
378 const double RESOLUTION_DEFAULT = 2 . 0 ; /  s ec s ( normal ly 2 .0 )
 /
379 const int RANDOM_SEED = 101010;
380
381 /  d e f a u l t : sma l l ( cache≠conta ined ) problem s i z e s  /
382
383 const int FFT_SIZE = 1024 ; /  must be a power o f two  /
384 const int SOR_SIZE = 100 ; /  NxN gr i d  /
385 const int SPARSE_SIZE_M = 1000 ;
386 const int SPARSE_SIZE_nz = 5000 ;
387 const int LU_SIZE = 100 ;
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388
389 /  l a r g e ( out≠of≠cache ) problem s i z e s  /
390
391 const int LG_FFT_SIZE = 1048576; /  must be a power o f two  /
392 const int LG_SOR_SIZE = 1000 ; /  NxN gr i d  /
393 const int LG_SPARSE_SIZE_M = 100000;
394 const int LG_SPARSE_SIZE_nz = 1000000;
395 const int LG_LU_SIZE = 1000 ;
396
397 /  t i n y problem s i z e s ( used to mainly to pre load network c l a s s e s
 /
398 /  f o r app l e t , so t ha t network download
t imes  /
399 /  are f a c t o r ed out o f benchmark . )
 /
400 / 
 /
401 const int TINY_FFT_SIZE = 16 ; /  must be a power o f two  /
402 const int TINY_SOR_SIZE = 10 ; /  NxN gr i d  /
403 const int TINY_SPARSE_SIZE_M = 10 ;
404 const int TINY_SPARSE_SIZE_N = 10 ;
405 const int TINY_SPARSE_SIZE_nz = 50 ;
406 const int TINY_LU_SIZE = 10 ;
407
408 stat ic int f f t_only_int_log2 ( int n) {
409 int k ;
410 k = 1 ;
411
412 int l og ;
413 log = 0 ;
414
415 for ( / k=1 / ; k < n ; k  = 2 , log++) ;
416 i f (n != (1 << log ) ) {
417 p r i n t f ( "PPE == FFT:  Data  l ength   i s  not a power  o f   2 ! :  %d  "
,n ) ;
418 e x i t (1 ) ;
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419 }
420
421 return l og ;
422 }
423
424
425
426 #ifndef NULL
427 #define NULL 0
428 #endif
429
430
431 double   new_Array2D_double ( int M, int N)
432 {
433 int i =0;
434 int f a i l e d = 0 ;
435
436 double   A = (double  ) mal loc ( s izeof (double )  M) ;
437 i f (A == NULL)
438 return NULL;
439
440 for ( i =0; i<M; i++)
441 {
442 A[ i ] = (double ) mal loc (N   s izeof (double ) ) ;
443 i f (A[ i ] == NULL)
444 {
445 f a i l e d = 1 ;
446 break ;
447 }
448 }
449
450 /  i f we didn ’ t s u c c e s s f u l l y a l l o c a t e a l l rows o f A  /
451 /  c l ean up any a l l o c a t e d memory ( i . e . go back and f r e e  /
452 /  prev ious rows ) and re turn NULL  /
453
454 i f ( f a i l e d )
455 {
209
456 i≠≠;
457 for ( ; i <=0; i≠≠)
458 f r e e (A[ i ] ) ;
459 f r e e (A) ;
460 return NULL;
461 }
462 else
463 return A;
464 }
465
466 void Array2D_double_delete ( int M, int N, double   A)
467 {
468 int i ;
469 i f (A == NULL) return ;
470
471 for ( i =0; i<M; i++)
472 f r e e (A[ i ] ) ;
473
474 f r e e (A) ;
475 }
476 //////////////////////////////////// ^ Benchmark cons tan t s ^
////////////////////////////////////
477
478 #endif / COMMON_INFO_H_ /
B.2 kernel_element_manager.hpp
1 #ifndef KERNEL_ELEMENT_MANAGER_HPP_
2 #define KERNEL_ELEMENT_MANAGER_HPP_
3
4 #include " kernel_system_headers . hpp "
5
6 /  pair<I t e r , I t e r> range = my_multimap . equal_range ( "Group1 " ) ;
7 i n t t o t a l = accumulate ( range . f i r s t , range . second , 0) ;  /
8
9 / Map to s t o r e a l l e lement o b j e c t s  /
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10 std : : multimap<int , element_t> _ElementMap ;
11 std : : multimap<int , element_t >: : i t e r a t o r _ElementMapIterator ;
12
13 pthread_mutex_t m_Exclusive = PTHREAD_MUTEX_INITIALIZER;
14 pthread_mutex_t m_LockMap = PTHREAD_MUTEX_INITIALIZER;
15 pthread_mutex_t m_Find = PTHREAD_MUTEX_INITIALIZER;
16
17 c l a s s ElementManager {
18 pub l i c :
19 void InsertElement ( int key , element_t obj ) ;
20 void ReinsertElement ( int key , element_t obj ) ;
21
22 void DeleteAl lElements (void ) ;
23 void Remove( element_t obj ) ;
24 void RemoveByIndex ( int key ) ;
25 int CheckByIndex ( int key ) ;
26 element_t GetElementByIndex ( int key ) ;
27
28 int WaitAndEnableExclusive ( element_t obj , unsigned int type ) ;
29 int WaitAndDisableExclusive ( element_t obj , unsigned int type ) ;
30 unsigned int Find ( element_t obj , unsigned int type ) ;
31 int GetElementOwner ( element_t obj , unsigned int type ) ;
32 element_t GetElement ( element_t obj , unsigned int type ) ;
33
34 unsigned long int GetSize (void ) ;
35
36 element_t GetElementByAuxIndex ( int aux_key , int key ) ;
37 int ExistElementByAuxIndex ( int aux_key , int key ) ;
38 int RemoveElementByLoopRange (unsigned int l e v e l ) ;
39 int RemoveElementByLoopRangeIdentifer (unsigned int l e v e l , int
key ) ;
40 } ;
41
42 #endif / KERNEL_ELEMENT_MANAGER_HPP_ /
43
44 unsigned long int ElementManager : : GetSize (void ) {
45 return _ElementMap . s i z e ( ) ;
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46 }
47
48 void ElementManager : : InsertElement ( int key , element_t obj ) {
49 pthread_mutex_lock(&m_LockMap) ;
50 _ElementMap . i n s e r t ( std : : pa ir<int , element_t>(key , obj ) ) ;
51 pthread_mutex_unlock(&m_LockMap) ;
52
53
54 }
55
56 void ElementManager : : De leteAl lElements (void ) {
57 pthread_mutex_lock(&m_LockMap) ;
58 _ElementMap . e ra s e (_ElementMap . begin ( ) , _ElementMap . end ( ) ) ;
59 pthread_mutex_unlock(&m_LockMap) ;
60 }
61
62 void ElementManager : : ReinsertElement ( int key , element_t obj ) {
63 Remove( obj ) ;
64 InsertElement ( key , obj ) ;
65 }
66
67 void ElementManager : : RemoveByIndex ( int key ) {
68 element_t  _e_tmp ;
69
70 for ( _ElementMapIterator = _ElementMap . begin ( ) ;
_ElementMapIterator != _ElementMap . end ( ) ; ++
_ElementMapIterator ) {
71 _e_tmp = &_ElementMapIterator≠>second ;
72
73 i f (_e_tmp≠>iterat ion_owner==key ) {
74 _ElementMap . e ra s e ( _ElementMapIterator ) ;
75 }
76
77 }
78 }
79
80 element_t ElementManager : : GetElementByIndex ( int key ) {
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81 element_t  _e_tmp ;
82
83 for ( _ElementMapIterator = _ElementMap . begin ( ) ;
_ElementMapIterator != _ElementMap . end ( ) ; ++
_ElementMapIterator ) {
84 _e_tmp = &_ElementMapIterator≠>second ;
85
86 i f (_e_tmp≠>iterat ion_owner==key ) {
87 break ;
88 }
89 }
90
91 return  _e_tmp ;
92 }
93
94
95 element_t ElementManager : : GetElementByAuxIndex ( int aux_key , int
key ) {
96 element_t  _e_tmp ;
97
98 for ( _ElementMapIterator = _ElementMap . begin ( ) ;
_ElementMapIterator != _ElementMap . end ( ) ; ++
_ElementMapIterator ) {
99 _e_tmp = &_ElementMapIterator≠>second ;
100
101 i f (_e_tmp≠>iterat ion_owner==key && _e_tmp≠>aux==aux_key ) {
102 return  _e_tmp ;
103 break ;
104 }
105
106 }
107
108 return  _e_tmp ;
109 }
110
111 int ElementManager : : ExistElementByAuxIndex ( int aux_key , int key )
{
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112 element_t  _e_tmp ;
113
114 for ( _ElementMapIterator = _ElementMap . begin ( ) ;
_ElementMapIterator != _ElementMap . end ( ) ; ++
_ElementMapIterator ) {
115 _e_tmp = &_ElementMapIterator≠>second ;
116
117 i f (_e_tmp≠>iterat ion_owner==key && _e_tmp≠>aux==aux_key ) {
118 return TRUE;
119 break ;
120 }
121
122 }
123
124 return FALSE;
125 }
126
127 int ElementManager : : CheckByIndex ( int key ) {
128 element_t  _e_tmp ;
129 int _i_Return = FALSE;
130
131 for ( _ElementMapIterator = _ElementMap . begin ( ) ;
_ElementMapIterator != _ElementMap . end ( ) ; ++
_ElementMapIterator ) {
132 _e_tmp = &_ElementMapIterator≠>second ;
133
134 i f (_e_tmp≠>iterat ion_owner==key ) {
135 _i_Return = TRUE;
136 break ;
137 }
138
139 }
140
141 return _i_Return ;
142 }
143
144
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145 void ElementManager : : Remove( element_t obj ) {
146 pthread_mutex_lock(&m_LockMap) ;
147
148 i f ( Find ( obj , obj . io_array_type )==TRUE) {
149 int i_ElementNumber ;
150 i_ElementNumber = GetElementOwner ( obj , obj . io_array_type ) ;
151 _ElementMap . e ra s e (_ElementMap . f i nd ( i_ElementNumber ) ) ;
152 }
153
154 pthread_mutex_unlock(&m_LockMap) ;
155 }
156
157 unsigned int ElementManager : : Find ( element_t obj , unsigned int
type ) {
158 element_t  _e_tmp ;
159 unsigned int _i_Return = FALSE;
160
161 std : : multimap<int , element_t >: : i t e r a t o r
_InternalElementMapIterator ;
162
163 for ( _ElementMapIterator = _ElementMap . begin ( ) ;
_ElementMapIterator != _ElementMap . end ( ) ; ++
_ElementMapIterator ) {
164 _e_tmp = &_ElementMapIterator≠>second ;
165 _InternalElementMapIterator = _ElementMapIterator ;
166
167 i f ( type==SINGLE_ARRAY) {
168 i f (_e_tmp≠>index_a==obj . index_a ) {
169 _i_Return = TRUE;
170 goto __FIND_EXIT;
171 }
172 }
173
174 i f ( type==DOUBLE_ARRAY) {
175 i f ( (_e_tmp≠>index_a==obj . index_a ) && (_e_tmp≠>index_b==obj
. index_b ) ) {
176 _i_Return = TRUE;
215
177 goto __FIND_EXIT;
178 }
179 }
180 }
181
182 __FIND_EXIT:
183 return _i_Return ;
184 }
185
186 int ElementManager : : RemoveElementByLoopRange (unsigned int l e v e l )
{
187 element_t  _e_ptr ;
188
189 for ( _ElementMapIterator = _ElementMap . begin ( ) ;
_ElementMapIterator != _ElementMap . end ( ) ; ++
_ElementMapIterator ) {
190 _e_ptr = &(_ElementMapIterator≠>second ) ;
191
192 i f (_e_ptr≠>oute r_ l eve l==l e v e l ) {
193 Remove( _e_ptr ) ;
194 }
195 }
196
197 return 0 ;
198 }
199
200 int ElementManager : : RemoveElementByLoopRangeIdentifer (unsigned
int l e v e l , int key ) {
201 element_t  _e_ptr ;
202
203 for ( _ElementMapIterator = _ElementMap . begin ( ) ;
_ElementMapIterator != _ElementMap . end ( ) ; ++
_ElementMapIterator ) {
204 _e_ptr = &(_ElementMapIterator≠>second ) ;
205
206 i f (_e_ptr≠>oute r_ l eve l==l e v e l && _e_ptr≠>iterat ion_owner==
key ) {
216
207 Remove( _e_ptr ) ;
208 }
209 }
210
211 return 0 ;
212 }
213
214 int ElementManager : : GetElementOwner ( element_t obj , unsigned int
type ) {
215 element_t  _e_tmp ;
216 unsigned int _i_Return ;
217
218 std : : multimap<int , element_t >: : i t e r a t o r
_InternalElementMapIterator ;
219
220 for ( _ElementMapIterator = _ElementMap . begin ( ) ;
_ElementMapIterator != _ElementMap . end ( ) ; ++
_ElementMapIterator ) {
221 _e_tmp = &(_ElementMapIterator≠>second ) ;
222 _InternalElementMapIterator = _ElementMapIterator ;
223
224 i f ( type==SINGLE_ARRAY) {
225 i f (_e_tmp≠>index_a==obj . index_a ) {
226 _i_Return = ( _e_tmp) . i te rat ion_owner ;
227 goto __GETELEMENTOWNER_EXIT;
228 }
229 }
230
231 i f ( type==DOUBLE_ARRAY) {
232 i f ( (_e_tmp≠>index_a==obj . index_a ) && (_e_tmp≠>index_b==obj
. index_b ) ) {
233 _i_Return = ( _e_tmp) . i te rat ion_owner ;
234 goto __GETELEMENTOWNER_EXIT;
235 }
236 }
237 }
238
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239 __GETELEMENTOWNER_EXIT:
240 return _i_Return ;
241 }
242
243 element_t ElementManager : : GetElement ( element_t obj , unsigned int
type ) {
244 element_t  _e_tmp ;
245
246 std : : multimap<int , element_t >: : i t e r a t o r
_InternalElementMapIterator ;
247
248 for ( _ElementMapIterator = _ElementMap . begin ( ) ;
_ElementMapIterator != _ElementMap . end ( ) ; ++
_ElementMapIterator ) {
249 _e_tmp = &_ElementMapIterator≠>second ;
250 _InternalElementMapIterator = _ElementMapIterator ;
251
252 i f ( type==SINGLE_ARRAY) {
253 i f (_e_tmp≠>index_a==obj . index_a ) {
254 goto __GETELEMENT_EXIT;
255 }
256 }
257
258 i f ( type==DOUBLE_ARRAY) {
259 i f ( (_e_tmp≠>index_a==obj . index_a ) && (_e_tmp≠>index_b==obj
. index_b ) ) {
260 goto __GETELEMENT_EXIT;
261 }
262 }
263 }
264
265 __GETELEMENT_EXIT:
266 return  _e_tmp ;
267 }
268
269 int ElementManager : : WaitAndEnableExclusive ( element_t obj ,
unsigned int type ) {
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270 element_t  _e_tmp ;
271 std : : multimap<int , element_t >: : i t e r a t o r
_InternalElementMapIterator ;
272
273 for ( _InternalElementMapIterator = _ElementMap . begin ( ) ;
_InternalElementMapIterator != _ElementMap . end ( ) ; ++
_InternalElementMapIterator ) {
274 _e_tmp = &_InternalElementMapIterator≠>second ;
275
276 i f ( type==SINGLE_ARRAY) {
277 i f (_e_tmp≠>index_a==obj . index_a ) {
278 goto __EXCLUSIVE_EXIT;
279 }
280 }
281
282 i f ( type==DOUBLE_ARRAY) {
283 i f ( (_e_tmp≠>index_a==obj . index_a ) && (_e_tmp≠>index_b==obj
. index_b ) ) {
284 goto __EXCLUSIVE_EXIT;
285 }
286 }
287 }
288
289 __EXCLUSIVE_EXIT:
290 i f (_e_tmp≠>exc l u s i v e == FALSE) {
291 do {
292 THREAD_USLEEP_DEFAULT
293 _e_tmp = &_InternalElementMapIterator≠>second ;
294 } while (_e_tmp≠>exc l u s i v e == TRUE) ;
295
296 pthread_mutex_lock(&m_LockMap) ;
297 _e_tmp≠>exc l u s i v e = TRUE;
298 pthread_mutex_unlock(&m_LockMap) ;
299 }
300
301 return 0 ;
302 }
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303
304
305 int ElementManager : : WaitAndDisableExclusive ( element_t obj ,
unsigned int type ) {
306 element_t  _e_tmp ;
307 std : : multimap<int , element_t >: : i t e r a t o r
_InternalElementMapIterator ;
308
309 for ( _ElementMapIterator = _ElementMap . begin ( ) ;
_ElementMapIterator != _ElementMap . end ( ) ; ++
_ElementMapIterator ) {
310 _e_tmp = &_ElementMapIterator≠>second ;
311 _InternalElementMapIterator = _ElementMapIterator ;
312
313 i f ( type==SINGLE_ARRAY) {
314 i f (_e_tmp≠>index_a==obj . index_a ) {
315 goto __DEXCLUSIVE_EXIT;
316 }
317 }
318
319 i f ( type==DOUBLE_ARRAY) {
320 i f ( (_e_tmp≠>index_a==obj . index_a ) && (_e_tmp≠>index_b==obj
. index_b ) ) {
321 goto __DEXCLUSIVE_EXIT;
322 }
323 }
324 }
325
326 __DEXCLUSIVE_EXIT:
327 i f (_e_tmp≠>exc l u s i v e != FALSE) {
328 do {
329 THREAD_USLEEP_DEFAULT
330 _e_tmp = &_ElementMapIterator≠>second ;
331 } while (_e_tmp≠>exc l u s i v e != FALSE) ;
332
333 pthread_mutex_lock(&m_LockMap) ;
334 _e_tmp≠>exc l u s i v e = FALSE;
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335 pthread_mutex_unlock(&m_LockMap) ;
336 }
337
338 i f (_e_tmp≠>exc l u s i v e == TRUE) {
339 do {
340 THREAD_USLEEP_DEFAULT
341 _e_tmp = &_InternalElementMapIterator≠>second ;
342 } while (_e_tmp≠>exc l u s i v e == FALSE) ;
343
344 pthread_mutex_lock(&m_LockMap) ;
345 _e_tmp≠>exc l u s i v e = FALSE;
346 pthread_mutex_unlock(&m_LockMap) ;
347 }
348
349 return 0 ;
350 }
B.3 kernel_measurement_reading.hpp
1 #ifndef KERNEL_MEASUREMENT_READING_HPP_
2 #define KERNEL_MEASUREMENT_READING_HPP_
3
4 #include " kernel_system_headers . hpp "
5
6 std : : multimap<unsigned int , measure_t>
__MeasurementReadingMap ;
7 std : : multimap<unsigned int , measure_t >: : i t e r a t o r
__MeasurementReadingMapIterator ;
8
9 c l a s s MeasurementReading {
10 pub l i c :
11 int I n s e r t (measure_t mreading ) ;
12 int CreateReport (unsigned int s p e c i f i e r ) ;
13 } ;
14
15 #endif / KERNEL_MEASUREMENT_READING_HPP_ /
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16
17 int MeasurementReading : : I n s e r t (measure_t mreading ) {
18 __MeasurementReadingMap . i n s e r t ( std : : pa ir<unsigned int ,
measure_t>(mreading . name , mreading ) ) ;
19 return 0 ;
20 }
21
22 int MeasurementReading : : CreateReport (unsigned int s p e c i f i e r ) {
23 measure_t s_measure ;
24
25 // FILE  p_FilenameOutput ;
26 // char  p_Mode = "w+";
27 // p_FilenameOutput=fopen ("/home/harry /workspace/D_PPU/Resu l t s .
t x t " , p_Mode) ;
28
29 std : : pa ir<std : : multimap<unsigned int , measure_t >: : i t e r a t o r ,
s td : : multimap<unsigned int , measure_t >: : i t e r a t o r >
__MeasurementReadingMapIteratorRange ;
30
31 __MeasurementReadingMapIteratorRange = __MeasurementReadingMap
. equal_range ( s p e c i f i e r ) ;
32
33 p r i n t f ( " \n\ nResults :  \ t " ) ;
34 switch ( s p e c i f i e r ) {
35 case SPU_ELEMENT:
36 break ;
37
38 case PPU_ELEMENT:
39 break ;
40
41 case LOAD_E:
42 p r i n t f ( " Load " ) ;
43 break ;
44
45 case STORE_E:
46 p r i n t f ( " Store " ) ;
47 break ;
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48
49 case MAILBOX_INTERRUPT:
50 p r i n t f ( "Mailbox  In t e r rupt " ) ;
51 break ;
52
53 case THREAD_DOVA:
54 p r i n t f ( " ptf_SPEDataOutputViolationAnalyser " ) ;
55 break ;
56
57 case THREAD_R:
58 p r i n t f ( " ptf_SPERecovery " ) ;
59 break ;
60
61 case THREAD_ASC:
62 p r i n t f ( " ptf_SPEAllShutdownCheck " ) ;
63 break ;
64
65 case THREAD_MM:
66 p r i n t f ( " ptf_SPEMonitorMailbox " ) ;
67 break ;
68
69 case THREAD_RRS:
70 p r i n t f ( " ptf_SPERequestResolverScalar " ) ;
71 break ;
72
73 case CALLBACK_SR:
74 p r i n t f ( " cf_SPEShutdownRequest " ) ;
75 break ;
76
77 case CALLBACK_R:
78 p r i n t f ( " cf_SPERequest " ) ;
79 break ;
80
81 case CALLBACK_RC:
82 p r i n t f ( " cf_SPERequestComplete " ) ;
83 break ;
84
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85 case CALLBACK_RR:
86 p r i n t f ( " cf_SPERegionRequest " ) ;
87 break ;
88
89 case CALLBACK_RC1:
90 p r i n t f ( " cf_SPERegionComplete " ) ;
91 break ;
92
93 case CALLBACK_RCS:
94 p r i n t f ( " cf_SPERegionCompleteSignal " ) ;
95 break ;
96
97 case CALLBACK_RL:
98 p r i n t f ( " cf_SPERegisterLoop " ) ;
99 break ;
100
101 case PROGRAM_COMPLETE_EXECUTION:
102 p r i n t f ( "PROGRAM_COMPLETE_EXECUTION" ) ;
103
104 default :
105 break ;
106 }
107
108 //Newline
109 p r i n t f ( " \n\n" ) ;
110
111 /  Write data to output f i l e  /
112 for ( std : : multimap<unsigned int , measure_t >: : i t e r a t o r
__MeasurementReadingMapIteratorInternal =
__MeasurementReadingMapIteratorRange . f i r s t ;
113 __MeasurementReadingMapIteratorInternal
!=
__MeasurementReadingMapIteratorRange
. second ;
114 ++
__MeasurementReadingMapIteratorInternal
) {
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115
116 s_measure = ( __MeasurementReadingMapIteratorInternal ) .
second ;
117 p r i n t f ( "%i ,% i ,% i ,% l l u ,% l l u \n " , s_measure . name , s_measure .
spe , s_measure . element , s_measure . begin , s_measure . end )
;
118 }
119
120
121 // f c l o s e ( p_FilenameOutput ) ;
122 return 0 ;
123 }
B.4 kernel_system_headers.hpp
1 #ifndef KERNEL_SYSTEM_HEADERS_HPP_
2 #define KERNEL_SYSTEM_HEADERS_HPP_
3
4 / Standard C headers  /
5 #include <s td i o . h>
6 #include <s t d l i b . h>
7 #include <math . h>
8 #include <s td i n t . h>
9 #include " mal loc . h "
10
11 / Standard C++ headers  /
12 #include <l i s t >
13 #include <deque>
14 #include <vector>
15 #include <map>
16 #include <queue>
17 #include <except ion>
18 #include <cs t r i ng>
19
20 / IBM Ce l l BE headers  /
21 #include <l i b s p e 2 . h>
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22 #include <ppu_int r in s i c s . h>
23 #include <a l t i v e c . h>
24
25 / Pthread headers  /
26 #include <pthread . h>
27
28 / Local headers  /
29 #include "common . hpp "
30 #include " random . hpp "
31
32 #endif / KERNEL_SYSTEM_HEADERS_HPP_ /
B.5 kernel.hpp
1 #ifndef _KERNEL_H_
2 #define _KERNEL_H_
3
4 #include " kernel_system_headers . hpp "
5 #include " kernel_element_manager . hpp "
6 #include " kernel_measurement_reading . hpp "
7
8 typedef struct {
9 int s i d ;
10 void  argp ;
11 void  envp ;
12 pthread_t thread ;
13 spe_context_ptr_t context ;
14 } context_setup_t ;
15
16 / A l i s t to ho ld t ha t s t a t u s in format ion about the SPE /
17 std : : l i s t <spe_status_t> _SPEStatusList ;
18 std : : l i s t <spe_status_t >: : i t e r a t o r _SPEStatusLis t I terator ;
19
20 / A l i s t to ho ld the work reg ions  /
21 std : : l i s t <context_params_t> _WorkList ;
22 std : : l i s t <context_params_t >: : i t e r a t o r _WorkListIterator ;
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23
24 /  Queue to s t o r e a l l r e qu e s t s made from SPEs  /
25 std : : l i s t <request_message_t> _RequestList ;
26 std : : l i s t <request_message_t >: : i t e r a t o r _Reques tL i s t I t e ra to r ;
27
28 std : : deque<recovery_info_t> _RecoveryQueue ;
29 std : : deque<recovery_info_t >: : i t e r a t o r _RecoveryQueueIterator ;
30
31 /  L i s t to ho ld the number o f r eg ions crea t ed on the system  /
32 std : : l i s t <region_complete_t> _RegionList ;
33 std : : l i s t <region_complete_t >: : i t e r a t o r _Reg ionL i s t I t e ra to r ;
34
35 /  L i s t to ho ld the r e g i s t e r e d reg ions  /
36 std : : l i s t <loop_t> _LoopRegionList ;
37 std : : l i s t <loop_t >: : i t e r a t o r _LoopRegionList I terator ;
38
39 / Typedef ’ d v a r i a b l e  /
40 typedef unsigned int spe_of f se t_t ;
41
42
43 / Linker to the SPU program /
44 extern spe_program_handle_t D_SPU;
45
46
47 /  S t ruc tu r e s  /
48 context_setup_t  ps_SPEContext ;
49 spe_stop_info_t  ps_StopInfo ;
50 spe_info_init_t   ps_SPEIn i t i a l i s e ;
51 context_params_t  ps_ContextParameters __attribute__ ( ( a l i gned
(16) ) ) ;
52 context_params_t  ps_SPEParameters __attribute__ ( ( a l i gned
(16) ) ) ;
53 request_message_t s_RequestMessage __attribute__ ( ( a l i gned
(16) ) ) ;
54 context_ls_t s_SPEContextLS __attribute__ ( ( a l i gned (16) ) )
;
55 context_ls_t s_SPELS __attribute__ ( ( a l i gned (16) ) ) ;
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56 context_params_t s_RegionParameters ;
57 monitor_report_t s_Report ;
58 spe_area_t s_SPEArea ;
59 parameters_t  ps_MonitorParameters ;
60 measure_t s_Measure ;
61
62 / The BenchmarkAttribute i s used to input the benchmark s e t t i n g s
 /
63 param_io_t BenchmarkAttribute ;
64 #define BenchmarkReport ( x ) ( kern . GenerateReport ( ( x ) ) )
65
66 / Pthread ’ s  /
67 pthread_t  pt_SPEResolveDual ;
68 // pthread_t t_SPEResolve ;
69 pthread_t t_SPEShutdownMonitor ;
70 pthread_t t_SPEElementUpdater ;
71 pthread_t  pt_SPEMailboxMonitor ;
72 pthread_t  pt_ElementAnalyser ;
73
74 / Pthread sync data t ype s  /
75 pthread_mutex_t m_SPEShutdown = PTHREAD_MUTEX_INITIALIZER;
76 pthread_mutex_t m_SPESID = PTHREAD_MUTEX_INITIALIZER;
77 pthread_mutex_t m_SPEIPCUpdater = PTHREAD_MUTEX_INITIALIZER;
78 pthread_mutex_t m_RequestQueueLock =
PTHREAD_MUTEX_INITIALIZER;
79 pthread_mutex_t m_SPEHasShutdown = PTHREAD_MUTEX_INITIALIZER;
80 pthread_mutex_t m_RegionComplete = PTHREAD_MUTEX_INITIALIZER;
81 pthread_mutex_t m_RegionParameters =
PTHREAD_MUTEX_INITIALIZER;
82 pthread_mutex_t m_RegisterVariable =
PTHREAD_MUTEX_INITIALIZER;
83 pthread_mutex_t m_RequestComplete =
PTHREAD_MUTEX_INITIALIZER;
84 pthread_mutex_t m_RegionSignal = PTHREAD_MUTEX_INITIALIZER;
85 pthread_mutex_t m_SPESignal = PTHREAD_MUTEX_INITIALIZER;
86 pthread_mutex_t m_LoopRegion = PTHREAD_MUTEX_INITIALIZER;
87 pthread_mutex_t m_Recovery = PTHREAD_MUTEX_INITIALIZER;
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88 pthread_mutex_t m_Insert = PTHREAD_MUTEX_INITIALIZER;
89 pthread_mutex_t m_SPEIPC = PTHREAD_MUTEX_INITIALIZER;
90
91 pthread_mutex_t m_MonitorArrayMonitor =
PTHREAD_MUTEX_INITIALIZER;
92 pthread_mutex_t m_MeasureReading = PTHREAD_MUTEX_INITIALIZER;
93
94
95 /  Ca l l back f unc t i on s  /
96 int cf_SPEShutdownRequest (void   ls_base_tmp , unsigned int data ) ;
97 int cf_SPERequest (void   ls_base_tmp , unsigned int data ) ;
98 int cf_SPERequestComplete (void   ls_base_tmp , unsigned int data ) ;
99 int cf_SPERegionRequest (void   ls_base_tmp , unsigned int data ) ;
100 int cf_SPERegionComplete (void   ls_base_tmp , unsigned int data ) ;
101 int cf_SPERegisterR3 (void   ls_base_tmp , unsigned int data ) ;
102 int cf_SPERegisterIPC (void   ls_base_tmp , unsigned int data ) ;
103 int cf_SPERegionCompleteSignal (void   ls_base_tmp , unsigned int
data ) ;
104 int cf_SPERegisterLoop (void   ls_base_tmp , unsigned int data ) ;
105
106 int cf_MeasurementReading (void   ls_base_tmp , unsigned int data ) ;
107
108 / Function pro to t ype s  /
109 void  ptf_SPEContext (void   arg ) ;
110 void  ptf_SPEAllShutdownCheck (void  unused ) ;
111 void  ptf_SPEMonitorMailbox (void   arg ) ;
112 void  ptf_SPERequestResolverScalar (void   arg ) ;
113 void  ptf_SPERecovery (void  unused ) ;
114 void  ptf_SPEDataOutputViolationAnalyser (void   arg ) ;
115
116 / Monitor v a r i a b l e s  /
117 volat i le unsigned int i_AllSPEShutdownFlag ;
118 volat i le unsigned int i_Reso lveSca larRequestFlag ;
119 volat i le unsigned int i_MailboxMonitorFlag ;
120 volat i le unsigned int i_UpdaterFlag ;
121 volat i le unsigned int   i_ElementAnalyserFlag ;
122
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123 unsigned int _i_BaseSize ;
124 unsigned int i_ActiveSPECount ;
125 unsigned int  pi_SPENumber ;
126 unsigned int  pi_SPEIPC ;
127 unsigned int  pi_MonitorCompleteFlag ;
128
129 unsigned int _i_ConstructorCount = 0 ;
130 int _i_RequestCounter = 0 ;
131
132 / Master Input and Output /
133 double   Sing leArrayInput ;
134 double  SingleArrayOutput ;
135 double   DoubleArrayInput ;
136 double   DoubleArrayOutput ;
137 double   va l ;
138 int   c o l ;
139 int  row ;
140
141 /  Store element array  /
142 int  MonitorArray ;
143
144
145 #define InsertBenchmark (x ) kern . InsertBenchmarkParameters ( x
)
146 #define I n i t i a l i s e S y s t em Kernel kern
147 #define SystemRun kern .Run( )
148 #define MonitorSize ( x ) kern . SetMonitorArraySize ( x )
149
150
151 c l a s s Kernel {
152 /  I n t e rna l k e rne l f unc t i on s  /
153 unsigned int k_GetSPEContexts (void ) ;
154 unsigned int k_GetAvailableSPECount (unsigned int i n fo , int cpu
) ;
155 unsigned int k_GetLastProcessedIPC (unsigned int id ) ;
156 unsigned int k_Part i t ion ( context_params_t reg ionParameters ) ;
157 unsigned int k_WaitForRegionCompletion (unsigned int id ) ;
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158 void k_StartAllSPE (void ) ;
159 void k_RunSPE( int id ) ;
160 void k_JoinSPEContexts ( int id ) ;
161 void k_DestroySPE( int id ) ;
162 void k_LoadSPEProgram( int id ) ;
163 void k_CreateSPEContext ( int id , unsigned int f l a g s ) ;
164 void k_SignalSPEStart (void ) ;
165 void k_Recovery ( recovery_info_t recovery ) ;
166 void k_AssignSPELS( int id ) ;
167
168 pub l i c :
169 Kernel ( ) ;
170 ~Kernel ( ) {}
171 void Run(void ) ;
172 void Sy s t em I n i t i a l i s e (void ) ;
173 void InsertBenchmarkParameters ( param_io_t ioParameters ) ;
174 int IterationBelongsToSPE ( element_t   obj ) ;
175 int IterationNumber ( element_t   obj ) ;
176 void SetMonitorArraySize ( int s i z e ) ;
177
178 int In s e r tMet r i cRe su l t (unsigned int name , unsigned long s ta r t ,
unsigned long end ) ;
179 int GenerateReport (unsigned int s p e c i f i e r ) ;
180 } ;
181
182 #endif
183
184 //Globa l k e rne l c l a s s
185 Kernel kern ;
186 ElementManager em;
187 MeasurementReading mr ;
188
189
190
191
192
193
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194
195
196
197
198
199
200
201 //
///////////////////////////////////////////////////////////////
202 /////////////////////// KERNEL FUNCTIONS
////////////////////////
203 //
///////////////////////////////////////////////////////////////
204 Kernel : : Kernel ( ) {
205 S y s t em I n i t i a l i s e ( ) ;
206 }
207
208 int Kernel : : GenerateReport (unsigned int s p e c i f i e r ) {
209 mr . CreateReport ( s p e c i f i e r ) ;
210 return 0 ;
211 }
212
213 int Kernel : : I n s e r tMet r i cRe su l t (unsigned int name , unsigned long
s ta r t , unsigned long end ) {
214 THREAD_USLEEP_DEFAULT
215 pthread_mutex_lock(&m_MeasureReading ) ;
216
217 s_Measure . name = name ;
218 s_Measure . element = PPU_ELEMENT;
219 s_Measure . begin = s t a r t ;
220 s_Measure . end = end ;
221 // s_Measure . va lue = ( end≠s t a r t ) ;
222
223 mr . I n s e r t ( s_Measure ) ;
224
232
225 pthread_mutex_unlock(&m_MeasureReading ) ;
226 return 0 ;
227 }
228
229 void Kernel : : SetMonitorArraySize ( int s i z e ) {
230 _i_BaseSize = s i z e ;
231
232 MonitorArray = ( int  ) mal loc ( s i z e   s izeof ( int ) ) ;
233
234 pthread_mutex_lock(&m_MonitorArrayMonitor ) ;
235 for ( int i = 0 ; i < s i z e ; i++) {
236 MonitorArray [ i ] = NO_STORE;
237 }
238 pthread_mutex_unlock(&m_MonitorArrayMonitor ) ;
239 }
240
241 void Kernel : : Run(void ) {
242 unsigned int i ;
243
244 // 1 ≠ Load the programs in to the SPE con t e x t s
245 for ( i =0; i<i_ActiveSPECount ; i++) { kern . k_LoadSPEProgram( i ) ;
}
246
247 // 2 ≠ Run the SPE con t e x t s
248 for ( i =0; i<i_ActiveSPECount ; i++) { kern .k_RunSPE( i ) ; }
249
250 // 3 ≠ Lis t en f o r MASTER SHUTDOWN = COMPLETE
251 while ( i_AllSPEShutdownFlag != TRUE) { THREAD_USLEEP_DEFAULT } ;
252
253 for ( i =0; i<i_ActiveSPECount ; i++) {
254 i_ElementAnalyserFlag [ i ] = THREAD_EXIT;
255 // pthread_cance l ( pt_ElementAnalyser [ i ] ) ;
256 }
257
258 i_MailboxMonitorFlag = i_Reso lveSca larRequestFlag =
i_UpdaterFlag = FALSE;
259
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260 // 4 ≠ Join a l l SPEs
261 for ( i =0; i<i_ActiveSPECount ; i++) { kern . k_JoinSPEContexts ( i ) ;
}
262
263 // 5 ≠ Destroy a l l SPEs
264 for ( i =0; i<i_ActiveSPECount ; i++) { kern . k_DestroySPE( i ) ; }
265 }
266
267 void Kernel : : S y s t em I n i t i a l i s e (void ) {
268 i f ( _i_ConstructorCount !=1) {
269 _i_ConstructorCount++;
270
271 unsigned i ;
272 i_ActiveSPECount = 6 ; //k_GetAvailableSPECount (
SPE_COUNT_USABLE_SPES, 0) ;
273
274 // i_ElementAnalyserFlag = FALSE;
275 i_MailboxMonitorFlag = TRUE;
276 i_Reso lveSca larRequestFlag = TRUE;
277
278 spe_ca l lback_handle r_reg i s te r ( ( void  ) cf_SPEShutdownRequest ,
0x14 , SPE_CALLBACK_NEW) ;
279 spe_ca l lback_handle r_reg i s te r ( ( void  ) cf_SPERequest ,
0x15 , SPE_CALLBACK_NEW) ;
280 spe_ca l lback_handle r_reg i s te r ( ( void  ) cf_SPERegisterIPC ,
0x16 , SPE_CALLBACK_NEW) ;
281 spe_ca l lback_handle r_reg i s te r ( ( void  ) cf_SPERegionRequest ,
0x18 , SPE_CALLBACK_NEW) ;
282 spe_ca l lback_handle r_reg i s te r ( ( void  ) cf_SPERegionComplete ,
0x19 , SPE_CALLBACK_NEW) ;
283 spe_ca l lback_handle r_reg i s te r ( ( void  ) cf_SPERegisterR3 ,
0x21 , SPE_CALLBACK_NEW) ;
284 spe_ca l lback_handle r_reg i s te r ( ( void  ) cf_SPERequestComplete ,
0x23 , SPE_CALLBACK_NEW) ;
285 spe_ca l lback_handle r_reg i s te r ( ( void  ) cf_MeasurementReading ,
0x25 , SPE_CALLBACK_NEW) ;
286 spe_ca l lback_handle r_reg i s te r ( ( void  ) cf_SPERegisterLoop ,
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0x26 , SPE_CALLBACK_NEW) ;
287 spe_ca l lback_handle r_reg i s te r ( ( void  )
cf_SPERegionCompleteSignal , 0x27 , SPE_CALLBACK_NEW) ;
288
289
290 ps_ContextParameters = ( context_params_t  ) r e a l l o c (
ps_ContextParameters , i_ActiveSPECount   s izeof (
context_params_t ) ) ;
291 ps_SPEIn i t i a l i s e = ( spe_info_init_t  ) r e a l l o c (
ps_SPEIn i t ia l i s e , i_ActiveSPECount   s izeof (
spe_info_init_t ) ) ;
292 ps_SPEContext = ( context_setup_t  ) r e a l l o c ( ps_SPEContext ,
i_ActiveSPECount   s izeof ( context_setup_t ) ) ;
293 pt_SPEResolveDual = ( pthread_t  ) mal loc ( s izeof ( pthread_t )  
i_ActiveSPECount ) ;
294 pt_SPEMailboxMonitor = ( pthread_t  ) mal loc ( s izeof ( pthread_t )
  i_ActiveSPECount ) ;
295 pi_SPEIPC = (unsigned int  ) mal loc ( s izeof (unsigned int )  
i_ActiveSPECount ) ;
296 pi_SPENumber = (unsigned int  ) mal loc ( s izeof (unsigned int )  
i_ActiveSPECount ) ;
297 pt_ElementAnalyser = ( pthread_t  ) mal loc ( s izeof ( pthread_t )  
i_ActiveSPECount ) ;
298 ps_MonitorParameters = ( parameters_t  ) mal loc ( s izeof (
parameters_t )   i_ActiveSPECount ) ;
299
300 i_ElementAnalyserFlag = (unsigned int  ) mal loc ( s izeof (
i_ElementAnalyserFlag ) ) ;
301
302 for ( i = 0 ; i < i_ActiveSPECount ; i++) { pi_SPEIPC [ i ] = 0 ;
i_ElementAnalyserFlag [ i ] = FALSE; }
303
304 pi_SPENumber = new unsigned int [ i_ActiveSPECount ] ;
305 ps_StopInfo = new spe_stop_info_t [ i_ActiveSPECount ] ;
306
307 for ( i =0; i<i_ActiveSPECount ; i++) {
308 pi_SPENumber [ i ] = i ;
235
309 k_CreateSPEContext ( i , SPE_CFG_SIGNOTIFY1_OR |
SPE_EVENTS_ENABLE | SPE_MAP_PS) ;
310 ps_SPEContext [ i ] . argp = (void  )pi_SPENumber [ i ] ;
311 ps_SPEContext [ i ] . s i d = i ;
312 }
313
314 for ( i =0; i<i_ActiveSPECount ; i++) {
315 k_AssignSPELS( i ) ;
316 }
317
318 spe_status_t spe_status ;
319
320 / Setup the s t a t u s f o r each SPE /
321 for ( i =0; i<i_ActiveSPECount ; i++) {
322 spe_status . spe = i ;
323 spe_status . r3 = s_SPELS . ea_addr [ i ] ;
324 spe_status . s t a tu s = SPE_NO_DEPENDENCY;
325
326 _SPEStatusList . push_back ( spe_status ) ;
327 }
328
329 pthread_attr_t detach ;
330
331 i f ( pthread_attr_in i t (&detach ) != 0) {
332 pe r ro r ( " pthread_attr_in i t " ) ;
333 }
334
335 i f ( pthread_attr_setdetachstate (&detach ,
PTHREAD_CREATE_DETACHED) != 0) {
336 pe r ro r ( " pthread_attr_setdetachstate " ) ;
337 }
338
339 i f ( pthread_create(&t_SPEShutdownMonitor , &detach ,
ptf_SPEAllShutdownCheck , NULL) ) {
340 pe r ro r ( " pthread_create " ) ;
341 e x i t (1 ) ;
342 }
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343
344 for ( i =0; i <1; i++) {
345 i f ( pthread_create(&pt_SPEResolveDual [ i ] , &detach ,
ptf_SPERequestResolverScalar , NULL) ) {
346 pe r ro r ( " pthread_create " ) ;
347 e x i t (1 ) ;
348 }
349 }
350
351 for ( i =0; i<i_ActiveSPECount ; i++) {
352 i f ( pthread_create(&pt_SPEMailboxMonitor [ i ] , &detach ,
ptf_SPEMonitorMailbox , &pi_SPENumber [ i ] ) ) {
353 pe r ro r ( " pthread_create " ) ;
354 e x i t (1 ) ;
355 }
356 }
357
358 pthread_attr_destroy(&detach ) ;
359 }
360 }
361
362 void Kernel : : InsertBenchmarkParameters ( param_io_t ioParameters )
{
363 context_params_t s_Context ;
364
365 s_Context . bench = ioParameters . bench_name ;
366 s_Context . r eg i on = ioParameters . bench_id ;
367 s_Context . i t r_ t o t a l = ioParameters . t o t a l_ i t e r a t i o n s ;
368 s_Context . s i z e = ioParameters . s ize_1_dataset ;
369 s_Context . s i z e 2 = ioParameters . s ize_2_dataset ;
370 s_Context . ea_in = ioParameters . input ;
371 s_Context . ea_out = ioParameters . output ;
372 s_Context . ea_aux = ioParameters . aux ;
373 s_Context . ea_aux2 = ioParameters . aux2 ;
374 s_Context . ea_aux3 = ioParameters . aux3 ;
375
376 kern . k_Part i t ion ( s_Context ) ;
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377 }
378
379 unsigned int Kernel : : k_GetSPEContexts (void ) {
380 return i_ActiveSPECount ;
381 }
382
383 unsigned int Kernel : : k_GetAvailableSPECount (unsigned int i n fo ,
int cpu ) {
384 return spe_cpu_info_get ( in fo , cpu ) ;
385 }
386
387 unsigned int Kernel : : k_GetLastProcessedIPC (unsigned int id ) {
388 stat ic unsigned int ipc_data ;
389 unsigned int   tag_status ;
390
391 for ( _SPEStatusList I terator = _SPEStatusList . begin ( ) ;
_SPEStatusList I terator != _SPEStatusList . end ( ) ; ++
_SPEStatusList I terator ) {
392 i f ( _SPEStatusListIterator≠>spe==id ) {
393 spe_mfcio_put ( ps_SPEContext [ id ] . context ,
_SPEStatusListIterator≠>ipc , &ipc_data , s izeof ( ipc_data
) , id , 0 , 0) ;
394 spe_mfcio_tag_status_read ( ps_SPEContext [ id ] . context , 1<<id
, SPE_TAG_ANY, tag_status ) ;
395 break ;
396 }
397 }
398
399 return ipc_data ;
400 }
401
402 unsigned int Kernel : : k_Part i t ion ( context_params_t
reg ionParameters ) {
403 unsigned int   i t a r r ay ,   s i z e a r r ay ,   s i z ea r ray2 , t o ta l ,
t o t a l s i z e , t o t a l s i z e 2 , i , l a s t , l a s t 2 ;
404
405 s i z e a r r a y = new unsigned int [ i_ActiveSPECount ] ;
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406 s i z e a r r a y2 = new unsigned int [ i_ActiveSPECount ] ;
407 i t a r r a y = new unsigned int [ i_ActiveSPECount ] ;
408
409 t o t a l s i z e = reg ionParameters . s i z e ;
410 t o t a l s i z e 2 = reg ionParameters . s i z e 2 ;
411
412 t o t a l = reg ionParameters . i t r_ t o t a l ;
413
414 for ( i =0; i<i_ActiveSPECount ; i++) {
415 i t a r r a y [ i ] = 0 ;
416 s i z e a r r a y [ i ] = 0 ;
417 s i z e a r r a y2 [ i ] = 0 ;
418 }
419
420 i f ( reg ionParameters . i t r_to ta l >1) {
421 ADD_AGAIN:
422 for ( i =0; i<i_ActiveSPECount ; i++) {
423 i f ( t o t a l !=0) {
424 i t a r r a y [ i ]= i t a r r a y [ i ]+1;
425 to ta l ≠≠;
426 continue ;
427 }
428 else
429 break ;
430 }
431
432 i f ( t o ta l >0)
433 goto ADD_AGAIN;
434 }
435 else {
436 for ( i =0; i<i_ActiveSPECount ; i++) {
437 i t a r r a y [ i ] = reg ionParameters . i t r_ t o t a l ;
438 }
439 }
440
441 i f ( reg ionParameters . s i z e !=0) {
442 SIZE_ADD_AGAIN:
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443 for ( i =0; i<i_ActiveSPECount ; i++) {
444 i f ( t o t a l s i z e != 0) {
445 s i z e a r r a y [ i ]= s i z e a r r a y [ i ]+1;
446 t o t a l s i z e ≠≠;
447 // cont inue ;
448 }
449 else
450 break ;
451 }
452
453 i f ( t o t a l s i z e != 0)
454 goto SIZE_ADD_AGAIN;
455 }
456
457 i f ( reg ionParameters . s i z e 2 !=0) {
458 SIZE_ADD_AGAIN2:
459 for ( i =0; i<i_ActiveSPECount ; i++) {
460 i f ( t o t a l s i z e 2 != 0) {
461 s i z e a r r a y2 [ i ]= s i z e a r r a y2 [ i ]+1;
462 t o t a l s i z e 2 ≠≠;
463 // cont inue ;
464 }
465 else
466 break ;
467 }
468
469 i f ( t o t a l s i z e 2 != 0)
470 goto SIZE_ADD_AGAIN2;
471 }
472
473 for ( i =0; i<i_ActiveSPECount ; i++) {
474 i f ( i==(i_ActiveSPECount≠1) )
475 s_RegionParameters . f i n a l = 1 ;
476 else
477 s_RegionParameters . f i n a l = 0 ;
478
479 s_RegionParameters . ea_aux = regionParameters . ea_aux ;
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480 s_RegionParameters . ea_aux2 = regionParameters . ea_aux2 ;
481 s_RegionParameters . ea_aux3 = regionParameters . ea_aux3 ;
482
483 s_RegionParameters . ea_in = regionParameters . ea_in ;
484 s_RegionParameters . ea_out = reg ionParameters . ea_out ;
485 s_RegionParameters . r eg i on = regionParameters . r eg i on ;
486 s_RegionParameters . spe = i ;
487 s_RegionParameters . a s s i gned = ≠1;
488 s_RegionParameters . s i z e = s i z e a r r a y [ i ] ;
489 s_RegionParameters . s i z e 2 = s i z e a r r a y2 [ i ] ;
490 s_RegionParameters . region_total_spe_count = i_ActiveSPECount
;
491
492 i f ( i t a r r a y [ i ]==1) {
493 s_RegionParameters . i t r_beg in = 0 ;
494 s_RegionParameters . itr_end = 1 ;
495 }
496 else {
497 i f ( i==(i_ActiveSPECount≠1) ) {
498 i f ( i t a r r a y [ i ]==1) {
499 s_RegionParameters . i t r_beg in = reg ionParameters .
i t r_ t o t a l ;
500 s_RegionParameters . itr_end = reg ionParameters .
i t r_ t o t a l +1;
501 }
502 }
503 else {
504 s_RegionParameters . i t r_beg in = i   i t a r r a y [ i ] ;
505 s_RegionParameters . itr_end = i   i t a r r a y [ i ]+ i t a r r a y [ i ] ;
506 }
507 }
508
509 i f ( s_RegionParameters . s i z e > 0) {
510 i f ( i==0) {
511 s_RegionParameters . s i ze_beg in = i   s i z e a r r a y [ i ] ;
512 s_RegionParameters . s ize_end = i   s i z e a r r a y [ i ]+ s i z e a r r a y [ i
] ;
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513 l a s t = s_RegionParameters . s ize_end ;
514 }
515 else {
516 s_RegionParameters . s i ze_beg in = l a s t ;
517 s_RegionParameters . s ize_end = l a s t+s i z e a r r a y [ i ] ;
518 l a s t = s_RegionParameters . s ize_end ;
519 }
520 }
521
522 i f ( s_RegionParameters . s i z e 2 > 0) {
523 i f ( i==0) {
524 s_RegionParameters . s ize_begin_2 = i   s i z e a r r a y2 [ i ] ;
525 s_RegionParameters . size_end_2 = i   s i z e a r r a y2 [ i ]+
s i z e a r r a y2 [ i ] ;
526 l a s t 2 = s_RegionParameters . size_end_2 ;
527 }
528 else {
529 s_RegionParameters . s ize_begin_2 = l a s t 2 ;
530 s_RegionParameters . size_end_2 = l a s t 2+s i z e a r r a y2 [ i ] ;
531 l a s t 2 = s_RegionParameters . size_end_2 ;
532 }
533 }
534
535 _WorkList . push_back ( s_RegionParameters ) ;
536 }
537
538 return 0 ;
539 }
540
541 unsigned int Kernel : : k_WaitForRegionCompletion (unsigned int id )
{
542 unsigned int _i_fc_counter ;
543
544 while (1 ) {
545 _i_fc_counter = 0 ;
546 for ( _Reg ionL i s t I t e ra to r = _RegionList . begin ( ) ;
_Reg ionL i s t I t e ra to r != _RegionList . end ( ) ; ++
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_Reg ionL i s t I t e ra to r ) {
547 i f ( _Reg ionLi s t I te rator≠>reg ion == id ) {
548 _Reg ionLi s t I te rator≠>complete = REGION_COMPLETED;
549 _i_fc_counter++;
550 }
551 }
552
553 i f ( _i_fc_counter==i_ActiveSPECount ) {
554 break ;
555 }
556
557 THREAD_USLEEP_DEFAULT
558 }
559 return TRUE;
560 }
561
562
563 int Kernel : : IterationBelongsToSPE ( element_t   obj ) {
564 unsigned int bu f f = obj≠>io_array_type ;
565
566 for ( _WorkListIterator = _WorkList . begin ( ) ; _WorkListIterator
!= _WorkList . end ( ) ; ++_WorkListIterator ) {
567
568 i f ( bu f f==0) {
569 for (unsigned int i = _WorkListIterator≠>size_beg in ; i <
_WorkListIterator≠>size_end ; i++) {
570 i f ( i==obj≠>index_a )
571 return ( int ) obj≠>spe ;
572 }
573 }
574
575 i f ( bu f f==1) {
576 for (unsigned int i = _WorkListIterator≠>size_begin_2 ; i <
_WorkListIterator≠>size_end_2 ; i++) {
577 i f ( i==obj≠>index_b )
578 return ( int ) obj≠>spe ;
579 }
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580 }
581 }
582
583 return ≠1;
584 }
585
586 int Kernel : : IterationNumber ( element_t   obj ) {
587 unsigned int bu f f = obj≠>io_array_type ;
588
589 for ( _WorkListIterator = _WorkList . begin ( ) ; _WorkListIterator
!= _WorkList . end ( ) ; ++_WorkListIterator ) {
590
591 i f ( bu f f==0) {
592 for (unsigned int i = _WorkListIterator≠>size_beg in ; i <
_WorkListIterator≠>size_end ; i++) {
593 i f ( i==obj≠>index_a )
594 return i ;
595 }
596 }
597
598 i f ( bu f f==1) {
599 for (unsigned int i = _WorkListIterator≠>size_begin_2 ; i <
_WorkListIterator≠>size_end_2 ; i++) {
600 i f ( i==obj≠>index_b )
601 return i ;
602 }
603 }
604 }
605
606 return FUNCTION_FAILED;
607 }
608
609
610 void Kernel : : k_StartAllSPE (void ) {
611 unsigned int i ;
612 for ( i =0; i<i_ActiveSPECount ; i++) {
613 i f ( pthread_create(&ps_SPEContext [ i ] . thread , NULL,
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ptf_SPEContext , &ps_SPEContext [ i ] ) ) {
614 pe r ro r ( " pthread_create " ) ;
615 e x i t (1 ) ;
616 }
617 }
618 }
619
620 void Kernel : : k_RunSPE( int id ) {
621 i f ( pthread_create(&ps_SPEContext [ id ] . thread , NULL,
ptf_SPEContext , &ps_SPEContext [ id ] ) ) {
622 pe r ro r ( " pthread_create " ) ;
623 e x i t (1 ) ;
624 }
625 }
626
627 void Kernel : : k_JoinSPEContexts ( int id ) {
628 for ( _SPEStatusList I terator = _SPEStatusList . begin ( ) ;
_SPEStatusList I terator != _SPEStatusList . end ( ) ; ++
_SPEStatusList I terator ) {
629 i f ( _SPEStatusListIterator≠>sta tu s==SPE_STANDBY | |
_SPEStatusListIterator≠>sta tu s==SPE_HALT) {
630 spe_signa l_write ( ps_SPEContext [ _SPEStatusListIterator≠>spe
] . context , SPE_SIG_NOTIFY_REG_1, SPE_SHUTDOWN) ;
631 }
632 }
633
634 pthread_join ( ps_SPEContext [ id ] . thread , NULL) ;
635 }
636
637 void Kernel : : k_DestroySPE( int id ) {
638 i f ( spe_context_destroy ( ps_SPEContext [ id ] . context ) == ≠1) {
639 pe r ro r ( " spe_context_destroy " ) ;
640 e x i t (1 ) ;
641 }
642 }
643
644 void Kernel : : k_LoadSPEProgram( int id ) {
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645 i f ( ( spe_program_load (ps_SPEContext [ id ] . context , &D_SPU) ) != 0)
{
646 pe r ro r ( " spe_program_load " ) ;
647 e x i t (1 ) ;
648 }
649 }
650
651 void Kernel : : k_CreateSPEContext ( int id , unsigned int f l a g s ) {
652 i f ( ( ps_SPEContext [ id ] . context = spe_context_create ( f l a g s , NULL
) ) == NULL) {
653 pe r ro r ( " spe_context_create " ) ;
654 e x i t (1 ) ;
655 }
656
657 spe_sig_notify_1_area_t   s ig_area1 ;
658 spe_sig_notify_2_area_t   s ig_area2 ;
659
660 s ig_area1 = ( spe_sig_notify_1_area_t  ) spe_ps_area_get (
ps_SPEContext [ id ] . context , SPE_SIG_NOTIFY_1_AREA) ;
661 s ig_area2 = ( spe_sig_notify_2_area_t  ) spe_ps_area_get (
ps_SPEContext [ id ] . context , SPE_SIG_NOTIFY_2_AREA) ;
662
663 s_SPEArea . reg1 [ id ] = (unsigned long long )&(sig_area1≠>
SPU_Sig_Notify_1 ) ;
664 s_SPEArea . reg2 [ id ] = (unsigned long long )&(sig_area2≠>
SPU_Sig_Notify_2 ) ;
665 }
666
667 void Kernel : : k_SignalSPEStart (void ) {
668 unsigned int i ;
669 for ( i =0; i<i_ActiveSPECount ; i++) {
670 spe_signa l_write ( ps_SPEContext [ i ] . context ,
SPE_SIG_NOTIFY_REG_1, 1) ;
671 }
672 }
673
674 void Kernel : : k_AssignSPELS( int id ) {
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675 s_SPELS . ea_addr [ id ] = (unsigned long long ) spe_ls_area_get (
ps_SPEContext [ id ] . context ) ;
676 }
677
678
679
680
681
682
683
684
685
686
687
688
689
690 //
///////////////////////////////////////////////////////////////
691 /////////////////////// THREAD FUNCTIONS
////////////////////////
692 //
///////////////////////////////////////////////////////////////
693
694 void  ptf_SPEDataOutputViolationAnalyser (void   arg ) {
695 unsigned long long exec_start , exec_stop ;
696
697 /                     happens only once                       /
698 parameters_t  _s_Init = ( parameters_t  ) arg ;
699 do {
700 THREAD_USLEEP_DEFAULT
701 pthread_tes tcance l ( ) ;
702 } while ( i_ElementAnalyserFlag [ _s_Init≠>spe]==THREAD_PAUSE) ;
703 /                                                           /
704
705
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706 __ANALYSER_THREAD_RESTART:
707 recovery_info_t s_Recovery ;
708 parameters_t  _s_Range = ( parameters_t  ) arg ;
709 unsigned __ir_IndexS , __ir_IndexE , _i_Pos ;
710
711 pthread_tes tcance l ( ) ;
712
713 while (1 ) {
714 exec_start = __mftb ( ) ;
715
716 i f ( i_ElementAnalyserFlag [ _s_Range≠>spe]==TRUE) {
717 pthread_tes tcance l ( ) ;
718
719 __ir_IndexS = _s_Range≠>begin ;
720 __ir_IndexE = _s_Range≠>end ;
721
722 for (_i_Pos = __ir_IndexS ; _i_Pos < __ir_IndexE ; _i_Pos++)
{
723 pthread_tes tcance l ( ) ;
724 i f ( i_ElementAnalyserFlag [ _s_Range≠>spe]==THREAD_PAUSE)
goto ___ANALYSER_THREAD_HAS_PAUSED;
725 i f ( i_ElementAnalyserFlag [ _s_Range≠>spe]==THREAD_RESTART)
goto __ANALYSER_THREAD_RESTART;
726 i f ( i_ElementAnalyserFlag [ _s_Range≠>spe]==THREAD_EXIT)
goto __ANALYSER_THREAD_EXIT;
727
728 /  Check i f the _i_Pos i t e r a t i o n e x i s t s in the EMAP. I f
i t does not
729   e x i s t then c r ea t e an element and s e t the f o l l ow i n g
va l u e s to the
730   member f unc t i on s o f the EMAP element
731  
732   ELEMENT. owner = _i_Pos ;
733   ELEMENT. load = FALSE;
734   ELEMENT. s t o r e = TRUE;
735   ELEMENT. l a s t_ s t o r e = _i_Pos ;
736  /
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737 i f (em. CheckByIndex (_i_Pos )==FALSE) {
738 element_t _e ;
739 _e . i te rat ion_owner = _i_Pos ;
740 _e . load = FALSE;
741 _e . s t o r e = TRUE;
742 _e . l a s t_s t o r e = _i_Pos ;
743
744 em. InsertElement (_i_Pos , _e) ;
745 }
746 else {
747 element_t _e ;
748
749 /  The element in the mu l t i s e t e x i s t s . Therefore , we
need
750   to f i r s t l y determine what f l a g s have been s e t .
Remember ,
751   we need to l o c k the found element !
752  /
753 _e = em. GetElementByIndex (_i_Pos ) ;
754
755 pthread_mutex_lock(&m_MonitorArrayMonitor ) ;
756 i f (MonitorArray [ _i_Pos]==EXTERNAL_STORE) {
757 pthread_mutex_unlock(&m_MonitorArrayMonitor ) ;
758 // cont inue ;
759 }
760 else i f (MonitorArray [ _i_Pos]==INTERNAL_STORE) {
761 pthread_mutex_unlock(&m_MonitorArrayMonitor ) ;
762 em. WaitAndEnableExclusive (_e , _i_Pos ) ;
763
764 i f (_e . load == FALSE) {
765 _e . s t o r e = TRUE;
766 _e . l a s t_s t o r e = _i_Pos ;
767
768 em. ReinsertElement (_i_Pos , _e) ;
769 em. WaitAndDisableExclusive (_e , _i_Pos ) ;
770 }
771
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772 i f (_e . load == TRUE) {
773
774 i f (_i_Pos < _e . la s t_load ) {
775 em. WaitAndDisableExclusive (_e , _i_Pos ) ;
776
777 // Vio l a t i on
778 s_Recovery . element_data_from = _e ;
779 s_Recovery . element_to_update = _e ;
780 _RecoveryQueue . push_back ( s_Recovery ) ;
781 }
782 else {
783 //_i_Pos > _e . l a s t_ load
784 _e . s t o r e = TRUE;
785 _e . l a s t_s t o r e = _i_Pos ;
786
787 em. ReinsertElement (_i_Pos , _e) ;
788 em. WaitAndDisableExclusive (_e , _i_Pos ) ;
789 }
790
791 }// i f (_e . load == TRUE)
792
793 }// e l s e i f (MonitorArray [ _i_Pos]==INTERNAL_STORE)
794 else {
795 pthread_mutex_unlock(&m_MonitorArrayMonitor ) ;
796 }
797 }// e l s e
798
799 THREAD_USLEEP_DEFAULT
800 pthread_tes tcance l ( ) ;
801 }// f o r (_i_Pos = __ir_IndexS ; _i_Pos < __ir_IndexE ; _i_Pos
++)
802 }// i f ( i_ElementAnalyserFlag [_s_Range≠>spe]==TRUE) {
803
804 pthread_tes tcance l ( ) ;
805 i f ( i_ElementAnalyserFlag [ _s_Range≠>spe]==THREAD_EXIT) {
806 goto __ANALYSER_THREAD_EXIT;
807 }
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808
809 pthread_tes tcance l ( ) ;
810 i f ( i_ElementAnalyserFlag [ _s_Range≠>spe]==THREAD_RESTART) {
811 i_ElementAnalyserFlag = 0 ;
812 goto __ANALYSER_THREAD_RESTART;
813 }
814
815
816 ___ANALYSER_THREAD_HAS_PAUSED:
817 i f ( i_ElementAnalyserFlag [ _s_Range≠>spe]==THREAD_PAUSE) {
818
819 do {
820 THREAD_USLEEP_DEFAULT
821 pthread_tes tcance l ( ) ;
822 } while ( i_ElementAnalyserFlag [ _s_Range≠>spe]==THREAD_PAUSE
) ;
823
824 switch ( i_ElementAnalyserFlag [ _s_Range≠>spe ] ) {
825
826 case THREAD_RESTART:
827 goto __ANALYSER_THREAD_RESTART;
828 break ;
829
830 case THREAD_EXIT:
831 goto __ANALYSER_THREAD_EXIT;
832 break ;
833
834 default :
835 break ;
836 }
837 }
838
839 exec_stop = __mftb ( ) ;
840 kern . In s e r tMet r i cRe su l t (THREAD_DOVA, exec_start , exec_stop ) ;
841
842 THREAD_USLEEP_DEFAULT
843 pthread_tes tcance l ( ) ;
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844 }// wh i l e (1)
845
846 pthread_tes tcance l ( ) ;
847
848 __ANALYSER_THREAD_EXIT:
849 pthread_exit (NULL) ;
850 }
851
852 void  ptf_SPERecovery (void  unused ) {
853 element_t _e_src , _e_dst ;
854 recovery_info_t s_Recovery ;
855 unsigned i_Source , i_Dest inat ion , i_Total ;
856 unsigned long long exec_start , exec_stop ;
857
858 while (1 ) {
859 exec_start = __mftb ( ) ;
860
861 while (_RecoveryQueue . empty ( ) ) {
862 pthread_tes tcance l ( ) ;
863 THREAD_USLEEP_DEFAULT
864 }
865
866 i_Reso lveSca larRequestFlag=FALSE;
867
868 pthread_tes tcance l ( ) ;
869
870 pthread_mutex_lock(&m_Recovery ) ;
871 s_Recovery = _RecoveryQueue . f r on t ( ) ;
872 _RecoveryQueue . pop_front ( ) ;
873 pthread_mutex_unlock(&m_Recovery ) ;
874
875 _e_src = s_Recovery . element_data_from ;
876 _e_dst = s_Recovery . element_to_update ;
877
878 i_Source = _e_src . i te rat ion_owner ;
879 i_Dest inat ion = _e_dst . i te rat ion_owner ;
880
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881 / Send a s i g n a l to a l l SPEs to HALT /
882 for (unsigned i = 0 ; i < i_ActiveSPECount ; i++) {
883 i f ( i !=_e_src . spe )
884 spe_signa l_write ( ps_SPEContext [ i ] . context ,
SPE_SIG_NOTIFY_REG_1, SPE_HALT) ;
885 }
886
887 / Update the SPE s t a t u s l i s t  /
888 for ( _SPEStatusList I terator = _SPEStatusList . begin ( ) ;
_SPEStatusList I terator != _SPEStatusList . end ( ) ; ++
_SPEStatusList I terator ) {
889 _SPEStatusListIterator≠>sta tu s=SPE_HALT;
890 }
891
892 / Clean up the element map /
893 / Element type = INNER/OUTER & Element i d e n t i f i e r = [ i : i≠n)
 /
894 for (unsigned long int i = i_Dest inat ion+1; i <= em. GetSize ( )
; i++) {
895 em. RemoveElementByLoopRangeIdentifer (_e_src . loop_leve l , i )
;
896 // em. RemoveByIndex ( i ) ;
897 }
898
899 for ( _WorkListIterator = _WorkList . begin ( ) ; _WorkListIterator
!= _WorkList . end ( ) ; ++_WorkListIterator ) {
900 i f ( _WorkListIterator≠>reg ion==_e_dst . r eg i on ) {
901 i_Total = _WorkListIterator≠>i t r_ t o t a l ;
902 break ;
903 }
904 }
905
906 / Dele te a l l pending r e qu e s t s  /
907 _RequestList . e r a s e ( _RequestList . begin ( ) , _RequestList . end ( ) )
;
908
909 /  S ta r t r e que s t l i s t e n i n g thread ( s ) /
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910 i_Reso lveSca larRequestFlag=TRUE;
911
912 / Te l l the SPE who made the r e que s t to go ahead and do i t s
t h ing  /
913 spe_signa l_write ( ps_SPEContext [ _e_src . spe ] . context ,
SPE_SIG_NOTIFY_REG_2, SPE_CONTINUE) ;
914
915 /  S igna l a l l SPEs to s t a r t  /
916 for (unsigned i = 0 ; i < i_ActiveSPECount ; i++) {
917 i f ( i !=_e_src . spe )
918 spe_signa l_write ( ps_SPEContext [ i ] . context ,
SPE_SIG_NOTIFY_REG_2, SPE_RESTART) ;
919 }
920
921 / Update the SPE s t a t u s l i s t  /
922 for ( _SPEStatusList I terator = _SPEStatusList . begin ( ) ;
_SPEStatusList I terator != _SPEStatusList . end ( ) ; ++
_SPEStatusList I terator ) {
923 _SPEStatusListIterator≠>sta tu s=SPE_CONTINUE;
924 }
925
926 exec_stop = __mftb ( ) ;
927 kern . In s e r tMet r i cRe su l t (THREAD_R, exec_start , exec_stop ) ;
928 }
929 }
930
931 void  ptf_SPEContext (void   arg ) {
932 unsigned int entry = SPE_DEFAULT_ENTRY;
933 context_setup_t   s e l f = ( context_setup_t  ) arg ;
934
935 i f ( spe_context_run ( s e l f≠>context , &entry , 0 , s e l f ≠>argp , s e l f
≠>envp , &ps_StopInfo [ s e l f ≠>s id ] ) < 0) {
936 pe r ro r ( " spe_context_run " ) ;
937 e x i t (1 ) ;
938 }
939
940 pthread_exit (NULL) ;
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941 }
942
943 void  ptf_SPEAllShutdownCheck (void  unused ) {
944 unsigned int _i_fn_counter = 0 ;
945 unsigned long long exec_start , exec_stop ;
946
947 while (1 ) {
948 exec_start = __mftb ( ) ;
949 THREAD_USLEEP_DEFAULT
950
951 for ( _SPEStatusList I terator = _SPEStatusList . begin ( ) ;
_SPEStatusList I terator != _SPEStatusList . end ( ) ; ++
_SPEStatusList I terator ) {
952 i f ( _SPEStatusListIterator≠>sta tu s==SPE_SHUTDOWN)
953 _i_fn_counter++;
954 }
955
956 i f ( i_ActiveSPECount==_i_fn_counter ) {
957 i_AllSPEShutdownFlag=TRUE;
958 exec_stop = __mftb ( ) ;
959 kern . In s e r tMet r i cRe su l t (THREAD_ASC, exec_start , exec_stop )
;
960 goto SHUTDOWN_IF_EXIT;
961 }
962
963 _i_fn_counter=0;
964 exec_stop = __mftb ( ) ;
965 kern . In s e r tMet r i cRe su l t (THREAD_ASC, exec_start , exec_stop ) ;
966 }
967
968 SHUTDOWN_IF_EXIT:
969 pthread_exit (NULL) ;
970 }
971
972 void  ptf_SPEMonitorMailbox (void   arg ) {
973 unsigned int  spe_number = (unsigned int  ) arg ;
974 int _i_Last_IPC = ≠1;
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975 unsigned int _i_Return ;
976 unsigned long long exec_start , exec_stop ;
977
978 while (1 ) {
979 exec_start = __mftb ( ) ;
980 THREAD_USLEEP_DEFAULT
981 pthread_tes tcance l ( ) ;
982
983 i f ( i_MailboxMonitorFlag==TRUE) {
984 /  t e s t f o r thread cance l  /
985 pthread_tes tcance l ( ) ;
986
987 /  read the con ten t s o f the mai lbox  /
988 _i_Return = spe_out_mbox_status ( ps_SPEContext [ spe_number
[ 0 ] ] . context ) ;
989 i f (_i_Return==1) {
990 spe_out_mbox_read ( ps_SPEContext [ spe_number [ 0 ] ] . context ,
&_i_Return , 1) ;
991
992 /  i f t he l a s t processed i t e r a t i o n == the l a t e s t read
from the mailbox , then do noth ing  /
993 i f (_i_Last_IPC!=_i_Return ) {
994 /  i f t he l a s t processed i t e r a t i o n != the l a t e s t read
from the mailbox , then update
995   the processed va lue  /
996 pthread_mutex_lock(&m_SPEIPCUpdater) ;
997 pi_SPEIPC [ spe_number [ 0 ] ] = _i_Return ;
998 pthread_mutex_unlock(&m_SPEIPCUpdater) ;
999 }
1000 }
1001 }
1002
1003 exec_stop = __mftb ( ) ;
1004 kern . In s e r tMet r i cRe su l t (THREAD_MM, exec_start , exec_stop ) ;
1005 }
1006 }
1007
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1008 void  ptf_SPERequestResolverScalar (void   arg ) {
1009 pthread_tes tcance l ( ) ;
1010
1011 /  temporary e lements  /
1012 element_t _e_tmp, _e_src , _e_dst ;
1013
1014 /  recovery s t r u c t  /
1015 recovery_info_t s_Recovery ;
1016
1017 /  r e que s t  /
1018 request_message_t s_Request ;
1019
1020 context_params_t s_Context ;
1021
1022 unsigned long long exec_start , exec_stop ;
1023
1024 while (1 ) {
1025 __RESOLVE_TRYAGAIN:
1026 exec_start = __mftb ( ) ;
1027
1028 i f ( i_Reso lveSca larRequestFlag==TRUE) {
1029
1030 while ( _RequestList . empty ( ) ) {
1031 pthread_tes tcance l ( ) ;
1032 THREAD_USLEEP_DEFAULT
1033
1034 i f ( i_Reso lveSca larRequestFlag==FALSE)
1035 goto __RESOLVE_TRYAGAIN;
1036 }
1037
1038 pthread_tes tcance l ( ) ;
1039
1040 pthread_mutex_lock(&m_RequestQueueLock ) ;
1041
1042 s_Request = _RequestList . f r on t ( ) ;
1043 _RequestList . pop_front ( ) ;
1044
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1045 pthread_mutex_unlock(&m_RequestQueueLock ) ;
1046
1047
1048 //REQUEST STRUCT ≠≠≠(PARSING)≠≠≠> TEMPORARY VARIABLES ≠≠≠>
ELEMENT
1049
1050 int spe_sid = s_Request . spe_sid ;
1051 int region_number = s_Request . region_number ;
1052 int request_type = s_Request . request_type ;
1053 int i t e rat ion_owner = s_Request . owner_itr ;
1054 int index_a = s_Request . index_a ;
1055 int index_b = s_Request . index_b ;
1056
1057 _e_tmp . spe = spe_sid ;
1058 _e_tmp . r eg i on = region_number ;
1059 _e_tmp . request_type = request_type ;
1060 _e_tmp . i te rat ion_owner = iterat ion_owner ;
1061 _e_tmp . aux = s_Request . aux ;
1062 _e_tmp . index_a = index_a ;
1063 _e_tmp . index_b = index_b ;
1064 _e_tmp . l oop_leve l = s_Request . l oop_leve l ;
1065 _e_tmp . l e v e l = s_Request . l e v e l ;
1066 _e_tmp . e x c l u s i v e = FALSE;
1067 _e_tmp . io_array_type = s_Request . io_array_type ;
1068 _e_tmp . oute r_ l eve l = s_Request . ou t e r_ l eve l ;
1069 _e_src = _e_tmp ;
1070
1071
1072 // In s e r t OWNER element in t o the co r r e c t t a b l e
1073 i f ( s_Request . aux==≠1) {
1074
1075 i f (em. Find (_e_src , _e_src . io_array_type )==FALSE) {
1076 i f (_e_src . i t e rat ion_owner <= pi_SPEIPC [ _e_src . spe ] ) {
1077 _e_src . load = FALSE;
1078 _e_src . s t o r e = TRUE;
1079 _e_src . l a s t_s t o r e = _e_src . i te rat ion_owner ;
1080 }
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1081
1082 em. InsertElement (_e_src . i terat ion_owner , _e_src ) ;
1083 }
1084
1085 _e_dst = _e_tmp ;
1086 _e_dst . i te rat ion_owner = em. GetElementOwner (_e_tmp,
_e_tmp . io_array_type ) ;
1087
1088 i f (em. Find (_e_dst , _e_dst . io_array_type )==FALSE) {
1089
1090 _e_dst . spe = kern . IterationBelongsToSPE(&_e_dst ) ;
1091 // _e_dst . i terat ion_owner = kern . Iterat ionNumber(&
_e_src ) ;
1092
1093 i f (_e_dst . i t e rat ion_owner <= pi_SPEIPC [ _e_dst . spe ] ) {
1094 _e_dst . load = FALSE;
1095 _e_dst . s t o r e = TRUE;
1096 _e_dst . l a s t_s t o r e = _e_src . i t e rat ion_owner ;
1097 }
1098
1099 em. InsertElement (_e_dst . i terat ion_owner , _e_dst ) ;
1100 }
1101
1102
1103 /  con t ex t params ho ld s the parameters f o r the needed
reg ion  /
1104 for ( _WorkListIterator = _WorkList . begin ( ) ;
_WorkListIterator != _WorkList . end ( ) ; ++
_WorkListIterator ) {
1105 i f ( _WorkListIterator≠>reg ion==(unsigned int )
region_number ) {
1106 s_Context =  _WorkListIterator ;
1107 break ;
1108 }
1109 }
1110
1111 /  l o c k both e lements ( source & de s t i n a t i o n )  /
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1112 em. WaitAndEnableExclusive (_e_src , _e_src . io_array_type ) ;
1113 em. WaitAndEnableExclusive (_e_dst , _e_dst . io_array_type ) ;
1114 }
1115
1116
1117 _e_src = em. GetElement (_e_src , _e_src . io_array_type ) ;
1118 _e_dst = em. GetElement (_e_dst , _e_dst . io_array_type ) ;
1119
1120 i f ( request_type==LOAD_AUX) {
1121 // does the aux element e x i s t ? i f yes , then l o c k i t . i f
no ,
1122 // then crea t e the e lement and then l o c k i t !
1123 i f (em. ExistElementByAuxIndex (_e_src . aux , _e_src .
i te rat ion_owner )==FALSE) {
1124 em. InsertElement (_e_src . i terat ion_owner , _e_src ) ;
1125 }
1126
1127 em. WaitAndEnableExclusive (_e_src , _e_src . io_array_type ) ;
1128
1129 _e_dst . i te rat ion_owner = em. GetElementOwner (_e_tmp,
_e_tmp . io_array_type ) ;
1130 i f (em. ExistElementByAuxIndex (_e_dst . aux , _e_dst .
i t e rat ion_owner )==FALSE) {
1131 em. InsertElement (_e_dst . i terat ion_owner , _e_dst ) ;
1132 }
1133
1134 em. WaitAndEnableExclusive (_e_dst , _e_dst . io_array_type ) ;
1135
1136 _e_dst . load = TRUE;
1137 _e_dst . l a s t_load = _e_src . i t e rat ion_owner ;
1138 em. ReinsertElement (_e_dst . i terat ion_owner , _e_dst ) ;
1139
1140 /  the SPE must g e t the data from the primary b u f f e r  /
1141 spe_signa l_write ( ps_SPEContext [ spe_sid ] . context ,
SPE_SIG_NOTIFY_REG_2, BUFFER1) ;
1142 }
1143
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1144
1145 i f ( request_type==STORE_AUX) {
1146 // does the aux element e x i s t ? i f yes , then l o c k i t . i f
no ,
1147 // then crea t e the e lement and then l o c k i t !
1148 i f (em. ExistElementByAuxIndex (_e_src . aux , _e_src .
i te rat ion_owner )==FALSE) {
1149 em. InsertElement (_e_src . i terat ion_owner , _e_src ) ;
1150 }
1151
1152 em. WaitAndEnableExclusive (_e_src , _e_src . io_array_type ) ;
1153
1154 _e_dst . i te rat ion_owner = em. GetElementOwner (_e_tmp,
_e_tmp . io_array_type ) ;
1155 i f (em. ExistElementByAuxIndex (_e_dst . aux , _e_dst .
i t e rat ion_owner )==FALSE) {
1156 em. InsertElement (_e_dst . i terat ion_owner , _e_dst ) ;
1157 }
1158
1159 em. WaitAndEnableExclusive (_e_dst , _e_dst . io_array_type ) ;
1160
1161 i f (_e_dst . load==TRUE) {
1162 i f (_e_src . i t e rat ion_owner < _e_dst . l a s t_load ) {
1163 // v i o l a t i o n
1164 p r i n t f ( " V io l a t i on  ≠  (d) I t e r a t i o n  %i  <≠≠≠≠  ( s )
I t e r a t i o n  %i \n" , ( _e_dst . i te rat ion_owner ) , _e_dst .
l a s t_load ) ;
1165
1166 em. WaitAndDisableExclusive (_e_src , _e_src .
io_array_type ) ;
1167 em. WaitAndDisableExclusive (_e_dst , _e_dst .
io_array_type ) ;
1168
1169 i_Reso lveSca larRequestFlag=FALSE;
1170
1171 s_Recovery . element_data_from = _e_src ;
1172 s_Recovery . element_to_update = _e_dst ;
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1173
1174 exec_stop = __mftb ( ) ;
1175 kern . In s e r tMet r i cRe su l t (THREAD_RRS, exec_start ,
exec_stop ) ;
1176
1177 _RecoveryQueue . push_back ( s_Recovery ) ;
1178
1179
1180 }
1181 else {
1182 _e_dst . s t o r e = TRUE;
1183 _e_dst . l a s t_s t o r e = _e_src . i t e rat ion_owner ;
1184 em. ReinsertElement (_e_dst . i terat ion_owner , _e_dst ) ;
1185
1186 spe_signa l_write ( ps_SPEContext [ spe_sid ] . context ,
SPE_SIG_NOTIFY_REG_2, BUFFER1) ;
1187 }
1188 }
1189
1190 i f (_e_dst . load !=TRUE) {
1191 _e_dst . s t o r e = TRUE;
1192 _e_dst . l a s t_s t o r e = _e_src . i t e rat ion_owner ;
1193 em. ReinsertElement (_e_dst . i terat ion_owner , _e_dst ) ;
1194 }
1195
1196 /  the SPE must g e t the data from the primary b u f f e r  /
1197 spe_signa l_write ( ps_SPEContext [ spe_sid ] . context ,
SPE_SIG_NOTIFY_REG_2, BUFFER1) ;
1198 }
1199
1200
1201 i f ( request_type==LOAD) {
1202 _e_dst . load = TRUE;
1203 _e_dst . l a s t_load=_e_src . i t e rat ion_owner ;
1204 em. ReinsertElement (_e_dst . i terat ion_owner , _e_dst ) ;
1205
1206 /  t e l l t he SPE who crea t ed t h i s r e que s t to go and ge t
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the data .
1207 once the SPE has completed the t r an s f e r , i t must r epor t
back
1208 and t e l l the PPE. the PPE can then s e t the e x c l u s i v e
proper ty
1209 to f a l s e f o r both e lements  /
1210
1211 i f (_e_dst . s t o r e==TRUE) {
1212 /  the SPE must g e t the data from the secondary b u f f e r
 /
1213 spe_signa l_write ( ps_SPEContext [ spe_sid ] . context ,
SPE_SIG_NOTIFY_REG_2, BUFFER2) ;
1214 }
1215 else {
1216 /  the SPE must g e t the data from the primary b u f f e r  /
1217 spe_signa l_write ( ps_SPEContext [ spe_sid ] . context ,
SPE_SIG_NOTIFY_REG_2, BUFFER1) ;
1218 }
1219 }
1220
1221
1222 i f ( request_type==STORE) {
1223 i f (_e_dst . s t o r e !=TRUE) {
1224
1225 _e_dst . s t o r e = TRUE;
1226 _e_dst . l a s t_s t o r e=_e_src . i t e rat ion_owner ;
1227 em. ReinsertElement (_e_dst . i terat ion_owner , _e_dst ) ;
1228
1229 i f (_e_dst . s t o r e==TRUE) {
1230 /  the SPE must s t o r e the data from the secondary
b u f f e r  /
1231 spe_signa l_write ( ps_SPEContext [ spe_sid ] . context ,
SPE_SIG_NOTIFY_REG_2, BUFFER2) ;
1232 }
1233 else {
1234 /  the SPE must s t o r e the data from the primary
b u f f e r  /
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1235 spe_signa l_write ( ps_SPEContext [ spe_sid ] . context ,
SPE_SIG_NOTIFY_REG_2, BUFFER1) ;
1236 }
1237 }
1238
1239
1240 /  determine i f the owner i s younger then the ’ needed ’
e lement . i f i t i s , then
1241 we have a problem , t h i s i s a v i o l a t i o n  /
1242 i f (_e_dst . load==TRUE) {
1243 i f (_e_src . i t e rat ion_owner < _e_dst . l a s t_load ) {
1244 // v i o l a t i o n
1245 p r i n t f ( " V io l a t i on   :   I t e r a t i o n  %i \n" , (_e_dst .
i t e rat ion_owner ) ) ;
1246
1247 em. WaitAndDisableExclusive (_e_src , _e_src .
io_array_type ) ;
1248 em. WaitAndDisableExclusive (_e_dst , _e_dst .
io_array_type ) ;
1249
1250 i_Reso lveSca larRequestFlag=FALSE;
1251
1252 s_Recovery . element_data_from = _e_src ;
1253 s_Recovery . element_to_update = _e_dst ;
1254
1255 exec_stop = __mftb ( ) ;
1256 kern . In s e r tMet r i cRe su l t (THREAD_RRS, exec_start ,
exec_stop ) ;
1257 _RecoveryQueue . push_back ( s_Recovery ) ;
1258 }
1259
1260 i f (_e_src . i t e rat ion_owner > _e_dst . l a s t_load ) {
1261 / owner can s t o r e i t s data in t o needed element  /
1262 _e_dst . s t o r e=TRUE;
1263 _e_dst . l a s t_s t o r e=_e_src . i t e rat ion_owner ;
1264 em. ReinsertElement (_e_dst . i terat ion_owner , _e_dst ) ;
1265
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1266 i f (_e_dst . load==TRUE) {
1267 /  the SPE must g e t the data from the secondary
b u f f e r  /
1268 spe_signa l_write ( ps_SPEContext [ spe_sid ] . context ,
SPE_SIG_NOTIFY_REG_2, BUFFER2) ;
1269 }
1270 else {
1271 /  the SPE must g e t the data from the primary
b u f f e r  /
1272 spe_signa l_write ( ps_SPEContext [ spe_sid ] . context ,
SPE_SIG_NOTIFY_REG_2, BUFFER1) ;
1273 }
1274 }
1275 }
1276 }
1277 }
1278
1279
1280 exec_stop = __mftb ( ) ;
1281 kern . In s e r tMet r i cRe su l t (THREAD_RRS, exec_start , exec_stop ) ;
1282 THREAD_USLEEP_DEFAULT
1283 }
1284
1285 // pthread_ex i t (NULL) ;
1286 }
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
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1299
1300
1301
1302
1303 //
/////////////////////////////////////////////////////////////////
1304 /////////////////////// CALLBACK FUNCTIONS
////////////////////////
1305 //
/////////////////////////////////////////////////////////////////
1306
1307 int cf_MeasurementReading (void   ls_base_tmp , unsigned int data )
{
1308 THREAD_USLEEP_DEFAULT
1309 pthread_mutex_lock(&m_MeasureReading ) ;
1310
1311 char   l s_base = (char  ) ls_base_tmp ;
1312 spe_of f se t_t params_offset =   ( ( spe_of f se t_t  ) ( l s_base + data
) ) ;
1313
1314 measure_t  params = (measure_t  ) ( l s_base + params_offset ) ;
1315
1316 mr . I n s e r t ( params ) ;
1317
1318 pthread_mutex_unlock(&m_MeasureReading ) ;
1319 return 0 ;
1320 }
1321
1322
1323
1324
1325 int cf_SPEShutdownRequest (void   ls_base_tmp , unsigned int data )
{
1326 THREAD_USLEEP_DEFAULT
1327 pthread_mutex_lock(&m_SPEShutdown) ;
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1328
1329 unsigned long long exec_start , exec_stop ;
1330 exec_start = __mftb ( ) ;
1331
1332 char   l s_base = (char  ) ls_base_tmp ;
1333 spe_of f se t_t params_offset =   ( ( spe_of f se t_t  ) ( l s_base + data
) ) ;
1334
1335 transmit_report_t  params = ( transmit_report_t  ) ( l s_base +
params_offset ) ;
1336
1337 for ( _SPEStatusList I terator = _SPEStatusList . begin ( ) ;
_SPEStatusList I terator != _SPEStatusList . end ( ) ; ++
_SPEStatusList I terator ) {
1338 i f ( _SPEStatusListIterator≠>spe==params≠>spe ) {
1339 switch ( _SPEStatusListIterator≠>sta tu s ) {
1340 case SPE_DEPENDENCY:
1341 params≠>r e s u l t = SPE_HALT;
1342 _SPEStatusListIterator≠>sta tu s = SPE_HALT;
1343 goto SWITCH_EXIT;
1344 break ;
1345
1346 case SPE_NO_DEPENDENCY:
1347 params≠>r e s u l t = SPE_SHUTDOWN;
1348 _SPEStatusListIterator≠>sta tu s = SPE_SHUTDOWN;
1349 goto SWITCH_EXIT;
1350 break ;
1351
1352 case SPE_SHUTDOWN:
1353 params≠>r e s u l t = SPE_SHUTDOWN;
1354 _SPEStatusListIterator≠>sta tu s = SPE_SHUTDOWN;
1355 goto SWITCH_EXIT;
1356 break ;
1357
1358 default :
1359 goto SWITCH_EXIT;
1360 break ;
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1361 }
1362 }
1363 }
1364
1365 SWITCH_EXIT:
1366
1367 exec_stop = __mftb ( ) ;
1368 kern . In s e r tMet r i cRe su l t (CALLBACK_SR, exec_start , exec_stop ) ;
1369
1370 pthread_mutex_unlock(&m_SPEShutdown) ;
1371
1372 return 0 ;
1373 }
1374
1375 int cf_SPERequest (void   ls_base_tmp , unsigned int data ) {
1376 THREAD_USLEEP_DEFAULT
1377 pthread_mutex_lock(&m_Insert ) ;
1378
1379 unsigned long long exec_start , exec_stop ;
1380 exec_start = __mftb ( ) ;
1381
1382 char   l s_base = (char  ) ls_base_tmp ;
1383 spe_of f se t_t params_offset =   ( ( spe_of f se t_t  ) ( l s_base + data
) ) ;
1384
1385 request_message_t  params = ( request_message_t  ) ( l s_base +
params_offset ) ;
1386
1387 _RequestList . push_back ( params ) ;
1388
1389 exec_stop = __mftb ( ) ;
1390 kern . In s e r tMet r i cRe su l t (CALLBACK_R, exec_start , exec_stop ) ;
1391
1392 pthread_mutex_unlock(&m_Insert ) ;
1393 return 0 ;
1394 }
1395
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1396 int cf_SPERequestComplete (void   ls_base_tmp , unsigned int data )
{
1397 THREAD_USLEEP_DEFAULT
1398 pthread_mutex_lock(&m_RegionComplete ) ;
1399
1400 unsigned long long exec_start , exec_stop ;
1401 exec_start = __mftb ( ) ;
1402
1403 char   l s_base = (char  ) ls_base_tmp ;
1404 spe_of f se t_t params_offset =   ( ( spe_of f se t_t  ) ( l s_base + data
) ) ;
1405
1406 request_message_t  params = ( request_message_t  ) ( l s_base +
params_offset ) ;
1407
1408 element_t _e_tmp, _e_src , _e_dst ;
1409
1410 / Disab l e Exc l u s i v ene s s  /
1411 _e_tmp . spe = params≠>spe_sid ;
1412 _e_tmp . r eg i on = params≠>region_number ;
1413 _e_tmp . request_type = params≠>request_type ;
1414 _e_tmp . i te rat ion_owner = params≠>owner_itr ;
1415 _e_tmp . index_a = params≠>index_a ;
1416 _e_tmp . index_b = params≠>index_b ;
1417 _e_tmp . l oop_leve l = params≠>loop_leve l ;
1418 _e_tmp . l e v e l = params≠>l e v e l ;
1419 _e_tmp . io_array_type = params≠>io_array_type ;
1420
1421 _e_src = _e_tmp ;
1422 em. WaitAndDisableExclusive (_e_src , _e_src . io_array_type ) ;
1423
1424 _e_dst = _e_tmp ;
1425 _e_dst . i te rat ion_owner = em. GetElementOwner (_e_tmp, _e_tmp .
io_array_type ) ;
1426 em. WaitAndDisableExclusive (_e_dst , _e_dst . io_array_type ) ;
1427
1428 for ( _SPEStatusList I terator = _SPEStatusList . begin ( ) ;
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_SPEStatusList I terator != _SPEStatusList . end ( ) ; ++
_SPEStatusList I terator ) {
1429 i f ( _SPEStatusListIterator≠>spe==params≠>spe_sid ) {
1430
1431 _SPEStatusListIterator≠>counter≠=1;
1432
1433 i f ( _SPEStatusListIterator≠>counter==0) {
1434 _SPEStatusListIterator≠>sta tu s=SPE_NO_DEPENDENCY;
1435 }
1436
1437 break ;
1438 }
1439 }
1440
1441 exec_stop = __mftb ( ) ;
1442 kern . In s e r tMet r i cRe su l t (CALLBACK_RC, exec_start , exec_stop ) ;
1443
1444 pthread_mutex_unlock(&m_RegionComplete ) ;
1445 return 0 ;
1446 }
1447
1448 int cf_SPERegionRequest (void   ls_base_tmp , unsigned int data ) {
1449 THREAD_USLEEP_DEFAULT
1450 pthread_mutex_lock(&m_RegionParameters ) ;
1451
1452 unsigned int spe , _i_found = FALSE;
1453 unsigned int r eg i on ;
1454
1455 unsigned long long exec_start , exec_stop ;
1456 exec_start = __mftb ( ) ;
1457
1458 char   l s_base = (char  ) ls_base_tmp ;
1459 spe_of f se t_t params_offset =   ( ( spe_of f se t_t  ) ( l s_base + data
) ) ;
1460
1461 context_params_t  params = ( context_params_t  ) ( l s_base +
params_offset ) ;
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1462
1463 spe = params≠>spe ;
1464 reg i on = params≠>reg ion ;
1465
1466 i f ( params≠>spe >= i_ActiveSPECount ) {
1467
1468 params≠>ass i gned=SPE_HALT;
1469 for ( _SPEStatusList I terator = _SPEStatusList . begin ( ) ;
_SPEStatusList I terator != _SPEStatusList . end ( ) ; ++
_SPEStatusList I terator ) {
1470 i f ( _SPEStatusListIterator≠>spe==params≠>spe ) {
1471 _SPEStatusListIterator≠>sta tu s=SPE_STANDBY;
1472 params≠>ass igned=SPE_STANDBY;
1473
1474 break ;
1475 }
1476 }
1477 }
1478 else {
1479 params≠>ass i gned=SPE_CONTINUE;
1480
1481 / 
1482   We need to update the reg ion va lue f o r the SPE. I f the
SPE
1483   o b j e c t has not been created , then c r ea t e one wi th new
data
1484  /
1485 for ( _Reg ionL i s t I t e ra to r = _RegionList . begin ( ) ;
_Reg ionL i s t I t e ra to r != _RegionList . end ( ) ; ++
_Reg ionL i s t I t e ra to r ) {
1486
1487 i f ( _Reg ionLi s t I te rator≠>spe == params≠>spe &&
_RegionLi s t I te rator≠>connected==TRUE) {
1488
1489 _Reg ionLi s t I te rator≠>reg ion = params≠>reg ion ;
1490 _Reg ionLi s t I te rator≠>complete = REGION_PROCESSING;
1491 _Reg ionLi s t I te rator≠>commit_back = FALSE;
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1492
1493 _i_found = TRUE;
1494 break ;
1495 }
1496 }
1497
1498 i f (_i_found != TRUE) {
1499 region_complete_t s_RegionComplete ;
1500
1501 s_RegionComplete . spe = spe ;
1502 s_RegionComplete . r eg i on = params≠>reg ion ;
1503 s_RegionComplete . complete = REGION_PROCESSING;
1504
1505 _RegionList . push_back ( s_RegionComplete ) ;
1506 }
1507
1508
1509
1510 // Use the work_ l i s t STL LIST to l o c a t e the r i g h t work
parameters f o r SPE
1511 for ( _WorkListIterator = _WorkList . begin ( ) ; _WorkListIterator
!= _WorkList . end ( ) ; ++_WorkListIterator ) {
1512 i f ( ( _WorkListIterator≠>spe==params≠>spe ) && (
_WorkListIterator≠>reg ion==params≠>reg ion ) ) {
1513 params≠>bench = _WorkListIterator≠>bench ;
1514
1515 params≠>ea_in = _WorkListIterator≠>ea_in ;
1516 params≠>ea_out = _WorkListIterator≠>ea_out ;
1517
1518 params≠>ipc_interna l_counter = _WorkListIterator≠>
ipc_interna l_counter ;
1519
1520 params≠>s i z e = _WorkListIterator≠>s i z e ;
1521 params≠>s i z e 2 = _WorkListIterator≠>s i z e 2 ;
1522
1523 params≠>size_beg in = _WorkListIterator≠>size_beg in ;
1524 params≠>size_end = _WorkListIterator≠>size_end ;
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1525
1526 params≠>size_begin_2 = _WorkListIterator≠>size_begin_2 ;
1527 params≠>size_end_2 = _WorkListIterator≠>size_end_2 ;
1528
1529 params≠>itr_beg in = _WorkListIterator≠>itr_beg in ;
1530 params≠>itr_end = _WorkListIterator≠>itr_end ;
1531
1532 params≠>i t r_ t o t a l = _WorkListIterator≠>i t r_ t o t a l ;
1533 params≠>f i n a l = _WorkListIterator≠>f i n a l ;
1534
1535 params≠>io_array_type = _WorkListIterator≠>io_array_type
;
1536
1537 params≠>ea_aux = _WorkListIterator≠>ea_aux ;
1538 params≠>ea_aux2 = _WorkListIterator≠>ea_aux2 ;
1539 params≠>ea_aux3 = _WorkListIterator≠>ea_aux3 ;
1540
1541 params≠>store_array = (unsigned long long )&MonitorArray
[ 0 ] ;
1542 break ;
1543 }
1544 }
1545 }
1546
1547
1548 exec_stop = __mftb ( ) ;
1549 kern . In s e r tMet r i cRe su l t (CALLBACK_RR, exec_start , exec_stop ) ;
1550 pthread_mutex_unlock(&m_RegionParameters ) ;
1551
1552 return 0 ;
1553 }
1554
1555 int cf_SPERegionComplete (void   ls_base_tmp , unsigned int data ) {
1556 THREAD_USLEEP_DEFAULT
1557 pthread_mutex_lock(&m_RegionComplete ) ;
1558
1559 unsigned long long exec_start , exec_stop ;
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1560 exec_start = __mftb ( ) ;
1561
1562 char   l s_base = (char  ) ls_base_tmp ;
1563 spe_of f se t_t params_offset =   ( ( spe_of f se t_t  ) ( l s_base + data
) ) ;
1564
1565 context_params_t  params = ( context_params_t  ) ( l s_base +
params_offset ) ;
1566
1567 unsigned int _i_fn_counter = 0 ;
1568
1569 / 
1570   Put t h i s f unc t i on con ten t s in t o a thread . We need to re turn
the message
1571   back to the SPE so i t can monitor f o r s i g n a l s !
1572  
1573      CORRECTION   
1574   This func t i on you p laced a p thread_ex i t (NULL) . This i s on ly
used f o r a threaded
1575   f unc t i on . This i s a c a l l b a c k SPE funct ion , you need a ’
re turn 0 ; ’ s ta tement . You
1576   have done t h i s now .
1577  
1578  /
1579
1580
1581 /  Once REGION #n == SPE COUNT ≠ I t i s time to de s t roy hash
t a b l e #n . Clean up rou t ine !  /
1582
1583
1584 /  Update the curren t s t a t e o f SPE = TRUE  /
1585 for ( _WorkListIterator = _WorkList . begin ( ) ; _WorkListIterator
!= _WorkList . end ( ) ; ++_WorkListIterator ) {
1586 i f ( _WorkListIterator≠>spe == params≠>spe )
1587 _WorkListIterator≠>completed = params≠>completed ;
1588 }
1589
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1590 for ( _Reg ionL i s t I t e ra to r = _RegionList . begin ( ) ;
_Reg ionL i s t I t e ra to r != _RegionList . end ( ) ; ++
_Reg ionL i s t I t e ra to r ) {
1591 i f ( _Reg ionLi s t I te rator≠>reg ion==params≠>reg ion ) {
1592 _Reg ionLi s t I te rator≠>complete=params≠>reg ion ;
1593 break ;
1594 }
1595 }
1596
1597 /  Now determine i f REGION #n has been completed by a l l SPEs ?
 /
1598 for ( _WorkListIterator = _WorkList . begin ( ) ; _WorkListIterator
!= _WorkList . end ( ) ; ++_WorkListIterator ) {
1599 i f ( ( _WorkListIterator≠>spe==params≠>spe ) && (
_WorkListIterator≠>reg ion==params≠>reg ion ) && (
_WorkListIterator≠>completed==params≠>completed ) ) {
1600 _i_fn_counter++;
1601 break ;
1602 }
1603 }
1604
1605 / Now, i f a l l r e g i ons have completed then we need to send a
s i g n a l to a l l SPEs to cont inue  /
1606 _i_fn_counter=0;
1607
1608 for ( _WorkListIterator = _WorkList . begin ( ) ; _WorkListIterator
!= _WorkList . end ( ) ; ++_WorkListIterator ) {
1609 i f ( _WorkListIterator≠>completed==REGION_COMPLETED) {
1610 ++_i_fn_counter ;
1611 }
1612 }
1613
1614 i f ( _i_fn_counter==i_ActiveSPECount ) {
1615 params≠>ass i gned=SPE_CONTINUE;
1616
1617 i_Reso lveSca larRequestFlag = FALSE;
1618 i_UpdaterFlag = FALSE;
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1619 i_MailboxMonitorFlag = FALSE;
1620
1621 params≠>ass i gned=SPE_CONTINUE;
1622
1623 for (unsigned int i = 0 ; i < i_ActiveSPECount ; i++) {
1624 // p r i n t f ( "SPE %i has f i n i s h e d on reg ion %i \n " , i , params≠>
reg ion ) ;
1625 i f ( i !=params≠>spe )
1626 spe_signa l_write ( ps_SPEContext [ i ] . context ,
SPE_SIG_NOTIFY_REG_1, SPE_CONTINUE) ;
1627
1628 }
1629
1630 em. DeleteAl lElements ( ) ;
1631 }
1632 else {
1633 params≠>ass i gned=SPE_HALT;
1634 }
1635
1636
1637 exec_stop = __mftb ( ) ;
1638 kern . In s e r tMet r i cRe su l t (CALLBACK_RC1, exec_start , exec_stop ) ;
1639
1640 pthread_mutex_unlock(&m_RegionComplete ) ;
1641
1642 return 0 ;
1643 }
1644
1645 int cf_SPERegisterR3 (void   ls_base_tmp , unsigned int data ) {
1646 THREAD_USLEEP_DEFAULT
1647 pthread_mutex_lock(&m_SPESID) ;
1648
1649 char   l s_base = (char  ) ls_base_tmp ;
1650 spe_of f se t_t params_offset =   ( ( spe_of f se t_t  ) ( l s_base + data
) ) ;
1651
1652 spe_info_init_t  params = ( spe_info_init_t  ) ( l s_base +
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params_offset ) ;
1653
1654 for ( _WorkListIterator = _WorkList . begin ( ) ; _WorkListIterator
!= _WorkList . end ( ) ; ++_WorkListIterator ) {
1655 i f ( _WorkListIterator≠>spe == params≠>spe ) {
1656 _WorkListIterator≠>spe_r3 = params≠>ea_addr [ 0 ] ;
1657 _WorkListIterator≠>spe_r4 = params≠>ea_addr [ 1 ] ;
1658 _WorkListIterator≠>spe_r5 = params≠>ea_addr [ 2 ] ;
1659
1660 for ( _SPEStatusList I terator = _SPEStatusList . begin ( ) ;
_SPEStatusList I terator != _SPEStatusList . end ( ) ; ++
_SPEStatusList I terator ) {
1661 i f ( _SPEStatusListIterator≠>spe == _WorkListIterator≠>spe
) {
1662 _SPEStatusListIterator≠>r3 = _WorkListIterator≠>spe_r3
;
1663 _SPEStatusListIterator≠>r4 = _WorkListIterator≠>spe_r4
;
1664 _SPEStatusListIterator≠>r5 = _WorkListIterator≠>spe_r5
;
1665 _SPEStatusListIterator≠>sta tu s = SPE_NO_DEPENDENCY;
1666
1667 break ;
1668 }
1669 }
1670
1671 break ;
1672 }
1673 }
1674
1675 pthread_mutex_unlock(&m_SPESID) ;
1676
1677 return 0 ;
1678 }
1679
1680 int cf_SPERegisterIPC (void   ls_base_tmp , unsigned int data ) {
1681 THREAD_USLEEP_DEFAULT
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1682 pthread_mutex_lock(&m_SPEIPC) ;
1683
1684 char   l s_base = (char  ) ls_base_tmp ;
1685 spe_of f se t_t params_offset =   ( ( spe_of f se t_t  ) ( l s_base + data
) ) ;
1686
1687 ipc_info_t  params = ( ipc_info_t  ) ( l s_base + params_offset ) ;
1688
1689 for ( _SPEStatusList I terator = _SPEStatusList . begin ( ) ;
_SPEStatusList I terator != _SPEStatusList . end ( ) ; ++
_SPEStatusList I terator ) {
1690 i f ( _SPEStatusListIterator≠>spe==params≠>spe ) {
1691 _SPEStatusListIterator≠>ipc = params≠>ipc_addr ;
1692 break ;
1693 }
1694 }
1695
1696 pthread_mutex_unlock(&m_SPEIPC) ;
1697
1698 return 0 ;
1699 }
1700
1701 // i n t cf_SPERegionCompleteSignal ( vo id   ls_base_tmp , unsigned i n t
data ) {
1702 // THREAD_USLEEP_DEFAULT
1703 // pthread_mutex_lock(&m_SPESignal ) ;
1704 //
1705 // char   l s_base = ( char  ) ls_base_tmp ;
1706 // spe_of f s e t_t params_offset =  (( spe_of f s e t_t  ) ( l s_base +
data ) ) ;
1707 //
1708 // spe_sig_ob_t  params = ( spe_sig_ob_t  ) ( l s_base +
params_offset ) ;
1709 //
1710 // i f ( params≠>send_al l==FALSE){
1711 // spe_signa l_wri te ( ps_SPEContext [ params≠>spe ] . contex t ,
SPE_SIG_NOTIFY_REG_2, SPE_CONTINUE) ;
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1712 // }
1713 ////
1714 //// i f ( params≠>send_al l==TRUE){
1715 //// f o r ( unsigned i = 0; i < i_ActiveSPECount ; i++) {
1716 //// spe_signa l_wri te ( ps_SPEContext [ i ] . contex t ,
SPE_SIG_NOTIFY_REG_2, SPE_CONTINUE) ;
1717 //// }
1718 //// }
1719 //
1720 // pthread_mutex_unlock(&m_SPESignal ) ;
1721 //
1722 // re turn 0 ;
1723 //}
1724 int _i_LoopOuterCounter=0;
1725 int _i_LoopSyncInnerCounter=0;
1726
1727 int cf_SPERegionCompleteSignal (void   ls_base_tmp , unsigned int
data ) {
1728 THREAD_USLEEP_DEFAULT
1729 pthread_mutex_lock(&m_SPESignal ) ;
1730
1731 unsigned long long exec_start , exec_stop ;
1732 exec_start = __mftb ( ) ;
1733
1734 char   l s_base = (char  ) ls_base_tmp ;
1735 spe_of f se t_t params_offset =   ( ( spe_of f se t_t  ) ( l s_base + data
) ) ;
1736
1737 spe_sig_ob_t  params = ( spe_sig_ob_t  ) ( l s_base +
params_offset ) ;
1738
1739 i f ( params≠>loop_leve l==OUTER) {
1740 ++_i_LoopOuterCounter ;
1741 i_ElementAnalyserFlag [ params≠>spe ]=THREAD_PAUSE;
1742
1743 THREAD_USLEEP_DEFAULT
1744 i_ElementAnalyserFlag [ params≠>spe ]=THREAD_EXIT;
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1745
1746 for ( _WorkListIterator = _WorkList . begin ( ) ; _WorkListIterator
!= _WorkList . end ( ) ; ++_WorkListIterator ) {
1747 i f ( _WorkListIterator≠>spe==params≠>spe ) {
1748 _WorkListIterator≠>completed=REGION_PROCESSING;
1749 }
1750 }
1751
1752
1753
1754 i f ( _i_LoopOuterCounter==i_ActiveSPECount ) {
1755 for ( _WorkListIterator = _WorkList . begin ( ) ;
_WorkListIterator != _WorkList . end ( ) ; ++
_WorkListIterator ) {
1756 i f ( _WorkListIterator≠>spe==params≠>spe ) {
1757 _WorkListIterator≠>completed=REGION_COMPLETED;
1758 }
1759 }
1760
1761 _i_LoopOuterCounter=0;
1762
1763 params≠>id = SPE_CONTINUE;
1764
1765 for (unsigned i = 0 ; i < i_ActiveSPECount ; i++) {
1766 i f ( params≠>spe != i )
1767 spe_signa l_write ( ps_SPEContext [ i ] . context ,
SPE_SIG_NOTIFY_REG_2, SPE_CONTINUE) ;
1768 }
1769 }
1770 }
1771
1772 i f ( params≠>loop_leve l==INNER) {
1773 ++_i_LoopSyncInnerCounter ;
1774
1775 i f ( _i_LoopSyncInnerCounter==i_ActiveSPECount ) {
1776 _i_LoopSyncInnerCounter=0;
1777
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1778 params≠>id = SPE_CONTINUE;
1779 for (unsigned i = 0 ; i < i_ActiveSPECount ; i++) {
1780 i f ( params≠>spe != i )
1781 spe_signa l_write ( ps_SPEContext [ i ] . context ,
SPE_SIG_NOTIFY_REG_2, SPE_CONTINUE) ;
1782 }
1783 }
1784 }
1785
1786 exec_stop = __mftb ( ) ;
1787 kern . In s e r tMet r i cRe su l t (CALLBACK_RCS, exec_start , exec_stop ) ;
1788
1789 pthread_mutex_unlock(&m_SPESignal ) ;
1790
1791 return 0 ;
1792 }
1793
1794 / This c a l l b a c k func t i on w i l l r e g i s t e r , d e r e g i s t e r and copy back
loop data  /
1795 int cf_SPERegisterLoop (void   ls_base_tmp , unsigned int data ) {
1796 THREAD_USLEEP_DEFAULT
1797 pthread_mutex_lock(&m_LoopRegion ) ;
1798
1799 unsigned long long exec_start , exec_stop ;
1800 exec_start = __mftb ( ) ;
1801
1802 char   l s_base = (char  ) ls_base_tmp ;
1803 spe_of f se t_t params_offset =   ( ( spe_of f se t_t  ) ( l s_base + data
) ) ;
1804
1805 loop_t  params = ( loop_t  ) ( l s_base + params_offset ) ;
1806
1807 int _found = FALSE;
1808 int _pos_start , _pos_end ;
1809
1810 i f ( params≠>type==REGISTER) {
1811
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1812 // I f params a l r eady e x i s t s then update the curren t
parameters , o the rw i s e add params to l i s t
1813 __CF_SPEREGISTERLOOP_FORCEREGISTER:
1814 for ( _LoopRegionList I terator = _LoopRegionList . begin ( ) ;
_LoopRegionList I terator != _LoopRegionList . end ( ) ; ++
_LoopRegionList I terator ) {
1815
1816 i f ( _LoopRegionListIterator≠>spe == params≠>spe &&
_LoopRegionListIterator≠>id == params≠>id ) {
1817 _found = TRUE;
1818
1819 _LoopRegionListIterator≠>pos_start = params≠>pos_start ;
1820 _LoopRegionListIterator≠>pos_end = params≠>pos_end ;
1821
1822 ps_MonitorParameters [ params≠>spe ] . spe = params≠>spe ;
1823 ps_MonitorParameters [ params≠>spe ] . begin = params≠>
pos_start ;
1824 ps_MonitorParameters [ params≠>spe ] . end = params≠>pos_end ;
1825
1826 i_ElementAnalyserFlag [ params≠>spe ] = TRUE;
1827
1828 i f ( pthread_create(&pt_ElementAnalyser [ params≠>spe ] , NULL
, ptf_SPEDataOutputViolationAnalyser , &
ps_MonitorParameters [ params≠>spe ] ) ) {
1829 pe r ro r ( " pthread_create " ) ;
1830 e x i t (1 ) ;
1831 }
1832
1833 break ;
1834 }
1835 }
1836
1837 i f (_found==FALSE) {
1838 params≠>done=FALSE;
1839 _LoopRegionList . push_front ( params ) ;
1840
1841 // goto __CF_SPEREGISTERLOOP_FORCEREGISTER;
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1842 }
1843
1844 i f ( params≠>spe==0) {
1845 s_Report . spe = params≠>spe ;
1846 s_Report . loop = params≠>l e v e l ;
1847 i_UpdaterFlag=TRUE;
1848 }
1849
1850 i f ( i_UpdaterFlag==THREAD_PAUSE)
1851 i_UpdaterFlag=THREAD_RESTART;
1852
1853 i_MailboxMonitorFlag=TRUE;
1854 }
1855
1856 i f ( params≠>type==DEREGISTER) {
1857 for ( _LoopRegionList I terator = _LoopRegionList . begin ( ) ;
_LoopRegionList I terator != _LoopRegionList . end ( ) ; ++
_LoopRegionList I terator ) {
1858
1859 i f ( _LoopRegionListIterator≠>spe == params≠>spe &&
_LoopRegionListIterator≠>id == params≠>id ) {
1860
1861 _LoopRegionListIterator≠>done=TRUE;
1862
1863 _pos_start = _LoopRegionListIterator≠>pos_start ;
1864 _pos_end = _LoopRegionListIterator≠>pos_end ;
1865
1866 pthread_mutex_lock(&m_MonitorArrayMonitor ) ;
1867 for ( int i = _pos_start ; i < _pos_end ; i++) {
1868 MonitorArray [ i ] = NO_STORE;
1869 }
1870 pthread_mutex_unlock(&m_MonitorArrayMonitor ) ;
1871
1872 _LoopRegionList . e r a s e ( _LoopRegionList I terator ) ;
1873
1874 i_ElementAnalyserFlag [ params≠>spe ] = THREAD_PAUSE;
1875
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1876 // THREAD_USLEEP_DEFAULT
1877 i_ElementAnalyserFlag [ params≠>spe ] = THREAD_EXIT;
1878
1879 // THREAD_USLEEP_DEFAULT
1880 // pthread_cance l ( pt_ElementAnalyser [ params≠>spe ] ) ;
1881 // pthread_join ( pt_ElementAnalyser [ params≠>spe ] , NULL) ;
1882 break ;
1883 }
1884 }
1885
1886 // i_UpdaterFlag=THREAD_PAUSE;
1887 // i_MailboxMonitorFlag=FALSE;
1888
1889 unsigned int __i_counter = 0 ;
1890
1891 for ( _LoopRegionList I terator = _LoopRegionList . begin ( ) ;
_LoopRegionList I terator != _LoopRegionList . end ( ) ; ++
_LoopRegionList I terator ) {
1892 i f ( _LoopRegionListIterator≠>l e v e l==OUTER) {
1893 ++__i_counter ;
1894 }
1895 }
1896
1897 i f ( __i_counter==i_ActiveSPECount ) {
1898 i f ( _LoopRegionListIterator≠>l e v e l==OUTER) {
1899 //De le te
1900 em. RemoveElementByLoopRange ( params≠>oute r_ l eve l ) ;
1901 }
1902 }
1903 }
1904
1905 i f ( params≠>type==COPY_BACK) {
1906 for ( _LoopRegionList I terator = _LoopRegionList . begin ( ) ;
_LoopRegionList I terator != _LoopRegionList . end ( ) ; ++
_LoopRegionList I terator ) {
1907 i f ( _LoopRegionListIterator≠>spe == params≠>spe &&
_LoopRegionListIterator≠>id == params≠>id ) {
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1908 params≠>pos_start = _LoopRegionListIterator≠>pos_start ;
1909 params≠>pos_end = _LoopRegionListIterator≠>pos_end ;
1910
1911 break ;
1912 }
1913 }
1914
1915 i f ( params≠>spe==0) {
1916 i_UpdaterFlag=THREAD_RESTART;
1917 i_MailboxMonitorFlag=TRUE;
1918 }
1919 }
1920
1921 ___THREAD_NOW_EXIT:
1922 exec_stop = __mftb ( ) ;
1923 kern . In s e r tMet r i cRe su l t (CALLBACK_RL, exec_start , exec_stop ) ;
1924 pthread_mutex_unlock(&m_LoopRegion ) ;
1925
1926 return 0 ;
1927 }
B.6 main.cpp
1 #include " k e rne l . hpp "
2
3 int main ( int argc , char  argv [ ] ) {
4
5 ////////////// BENCHMARK PARAMETERS //////////////
6 // i n t FFT_size = FFT_SIZE; //TINY_FFT_SIZE
7
8 int SOR_size = SOR_SIZE ; //TINY_SOR_SIZE SOR_SIZE
9
10 int Sparse_size_M = SPARSE_SIZE_M; //TINY_SPARSE_SIZE_M
SPARSE_SIZE_M
11 int Sparse_size_nz = SPARSE_SIZE_nz ; //TINY_SPARSE_SIZE_nz
SPARSE_SIZE_nz
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12
13 int LU_size = LG_LU_SIZE; //TINY_LU_SIZE LU_SIZE
14
15 Random R = new_Random_seed(RANDOM_SEED) ;
16 //////////// ^ BENCHMARK PARAMETERS ^ ////////////
17
18
19
20
21
22
23
24
25
26
27
28 / FFT benchmark /
29 // Sing leArrayInput = ( doub le  )RandomVector (2 FFT_size , R) ;
30 // Sing leArrayOutput = ( doub le  ) mal loc (2 FFT_size  s i z e o f ( f l o a t
) ) ;
31 //
32 // MonitorSize (2 FFT_size ) ;
33 //
34 // BenchmarkAttribute . bench_name = FFT;
35 // BenchmarkAttribute . bench_id = 0;
36 // BenchmarkAttribute . t o t a l_ i t e r a t i o n s = f f t_on ly_in t_ log2 (2 
FFT_size ) ;
37 // BenchmarkAttribute . s i ze_1_dataset = FFT_size ;
38 // BenchmarkAttribute . aux = ( unsigned long long )
S ing leArrayInput ;
39 // BenchmarkAttribute . aux2 = ( unsigned long long )
Sing leArrayOutput ;
40 // BenchmarkAttribute . input = ( unsigned long long )
S ing leArrayInput ;
41 // BenchmarkAttribute . output = ( unsigned long long )
Sing leArrayOutput ;
42 // BenchmarkAttribute . io_array_type = SINGLE_ARRAY;
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43 //
44 // InsertBenchmark ( BenchmarkAttribute ) ;
45
46
47
48
49
50
51
52
53
54
55 / SOR benchmark /
56 // DoubleArrayInput = RandomMatrix (SOR_size , SOR_size , R) ;
57 // DoubleArrayOutput = ( doub le   ) mal loc ( s i z e o f ( doub le  ) 
SOR_size ) ;
58 //
59 // f o r ( i n t i =0; i<SOR_size ; i++) {
60 // DoubleArrayOutput [ i ] = ( doub le  ) mal loc ( s i z e o f ( doub le ) 
SOR_size ) ;
61 // }
62 //
63 // MonitorSize (SOR_size ) ;
64 //
65 // BenchmarkAttribute . bench_name = SOR;
66 // BenchmarkAttribute . bench_id = 1;
67 // BenchmarkAttribute . t o t a l_ i t e r a t i o n s = 1;
68 // BenchmarkAttribute . s i ze_1_dataset = SOR_size ;
69 // BenchmarkAttribute . s i ze_2_dataset = SOR_size ;
70 // BenchmarkAttribute . input = ( unsigned long long )&
DoubleArrayInput ;
71 // BenchmarkAttribute . output = ( unsigned long long )&
DoubleArrayOutput ;
72 // BenchmarkAttribute . io_array_type = DOUBLE_ARRAY;
73 //
74 // InsertBenchmark ( BenchmarkAttribute ) ;
75
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76
77
78
79
80
81
82
83
84
85 / Sparse benchmark /
86 int N = Sparse_size_M ;
87 int nz = Sparse_size_nz ;
88
89 Sing leArrayInput = RandomVector (N, R) ;
90 SingleArrayOutput = (double ) mal loc ( s izeof (double )  N) ;
91
92 MonitorSize (N) ;
93
94 #i f 0
95 /  i n i t i a l i z e square sparse matrix
96
97 f o r t h i s t e s t , we c rea t e a sparse matrix wi th M/nz
nonzeros
98 per row , wi th spaced≠out even ly between the beg in ing o f
the
99 row to the main d iagona l . Thus , the r e s u l t i n g pa t t e rn
l o o k s
100 l i k e
101 +≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠+
102 +  +
103 +    +
104 +      +
105 +       +
106 +       +
107 +        +
108 +        +
109 +        +
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110 +≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠+
111
112 ( as b e s t r e p r oduc i b l e wi th i n t e g e r a r t i hme t i c )
113 Note t ha t the f i r s t nr rows w i l l have e lements pas t
114 the d iagona l .  /
115 #endif
116 int nr = nz/N; /  average number o f nonzeros per row  /
117 int anz = nr N; /  _actual_ number o f nonzeros  /
118
119
120 va l = RandomVector ( anz , R) ;
121 c o l = ( int  ) mal loc ( s izeof ( int )  nz ) ;
122 row = ( int  ) mal loc ( s izeof ( int )  (N+1) ) ;
123 int r=0;
124
125 row [ 0 ] = 0 ;
126 for ( r=0; r<N; r++) {
127 /  i n i t i a l i z e e lements f o r row r  /
128 int rowr = row [ r ] ;
129 int s tep = r / nr ;
130 int i =0;
131
132 row [ r+1] = rowr + nr ;
133 i f ( s tep < 1) s tep = 1 ; /  t ake at l e a s t un i t s t e p s  /
134
135
136 for ( i =0; i<nr ; i++)
137 co l [ rowr+i ] = i   s tep ;
138 }
139
140
141 BenchmarkAttribute . bench_name = SPARSE;
142 BenchmarkAttribute . bench_id = 2 ;
143 BenchmarkAttribute . t o t a l_ i t e r a t i o n s = 1 ;
144 BenchmarkAttribute . s ize_1_dataset = N;
145 BenchmarkAttribute . aux = (unsigned long long ) va l ;
146 BenchmarkAttribute . aux2 = (unsigned long long ) row ;
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147 BenchmarkAttribute . aux3 = (unsigned long long ) c o l ;
148 BenchmarkAttribute . input = (unsigned long long )
S ing leArrayInput ;
149 BenchmarkAttribute . output = (unsigned long long )
SingleArrayOutput ;
150 BenchmarkAttribute . io_array_type = SINGLE_ARRAY;
151
152 InsertBenchmark ( BenchmarkAttribute ) ;
153
154
155
156
157
158
159
160
161
162 / MeasureLU benchmark /
163 // i n t N = LU_size ;
164 // doub le   A = NULL;
165 // doub le    l u = NULL;
166 // i n t   p i v o t = NULL;
167 //
168 // i f ( (A = RandomMatrix (N, N, R) ) == NULL) e x i t (1) ;
169 // i f ( ( l u = new_Array2D_double (N, N) ) == NULL) e x i t (1) ;
170 // p i v o t = ( i n t  ) mal loc (N   s i z e o f ( i n t ) ) ;
171 //
172 // i f ( p i v o t==NULL) {
173 // p r i n t f ( " problem\n ") ;
174 // e x i t (1) ;
175 // }
176 //
177 //
178 // MonitorSize (N) ;
179 //
180 //
181 // BenchmarkAttribute . bench_name = LU;
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182 // BenchmarkAttribute . t o t a l_ i t e r a t i o n s = 1;
183 // BenchmarkAttribute . s i ze_1_dataset = LU_size ;
184 // BenchmarkAttribute . aux = ( unsigned long long )&A
[ 0 ] [ 0 ] ;
185 // BenchmarkAttribute . aux2 = ( unsigned long long )&lu
[ 0 ] [ 0 ] ;
186 // BenchmarkAttribute . aux3 = ( unsigned long long ) p i v o t ;
187 //// BenchmarkAttribute . input = ( unsigned long long )&
DoubleArrayInput [ 0 ] [ 0 ] ;
188 //// BenchmarkAttribute . output = ( unsigned long long )&
DoubleArrayOutput [ 0 ] [ 0 ] ;
189 // BenchmarkAttribute . input = ( unsigned long long )
S ing leArrayInput ;
190 // BenchmarkAttribute . output = ( unsigned long long )
Sing leArrayOutput ;
191
192
193 //Array2D ≠ Array2D_double_copy (N, N, lu , A) ;
194 // BenchmarkAttribute . bench_id = 3;
195 // BenchmarkAttribute . io_array_type = SINGLE_ARRAY;
196 // InsertBenchmark ( BenchmarkAttribute ) ;
197
198 //LU ≠ LU_factor (N, N, lu , p i v o t ) ; ≠ NOT WORKING
199 // BenchmarkAttribute . bench_id = 4;
200 // BenchmarkAttribute . io_array_type = DOUBLE_ARRAY;
201 // InsertBenchmark ( BenchmarkAttribute ) ;
202
203 //LU ≠ LU_copy_matrix ( )
204 // BenchmarkAttribute . bench_id = 5;
205 // BenchmarkAttribute . io_array_type = DOUBLE_ARRAY;
206 // InsertBenchmark ( BenchmarkAttribute ) ;
207
208
209 / Run /
210 SystemRun ;
211
212
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213
214 BenchmarkReport (LOAD_E) ;
215 BenchmarkReport (STORE_E) ;
216 BenchmarkReport (MAILBOX_INTERRUPT) ;
217
218
219 BenchmarkReport (THREAD_DOVA) ;
220 BenchmarkReport (THREAD_R) ;
221 BenchmarkReport (THREAD_ASC) ;
222 BenchmarkReport (THREAD_MM) ;
223 BenchmarkReport (THREAD_RRS) ;
224
225
226 BenchmarkReport (CALLBACK_SR) ;
227 BenchmarkReport (CALLBACK_R) ;
228 BenchmarkReport (CALLBACK_RC) ;
229 BenchmarkReport (CALLBACK_RR) ;
230 BenchmarkReport (CALLBACK_RC1) ;
231 BenchmarkReport (CALLBACK_RCS) ;
232 BenchmarkReport (CALLBACK_RL) ;
233
234 BenchmarkReport (PROGRAM_COMPLETE_EXECUTION) ;
235 return 0 ;
236 }
B.7 random.cpp
1 #include <s t d l i b . h>
2
3 #include " random . hpp "
4
5 #ifndef NULL
6 #define NULL 0
7 #endif
8
9
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10 /  s t a t i c cons t i n t mdig = 32;  /
11 #define MDIG 32
12
13 /  s t a t i c cons t i n t one = 1;  /
14 #define ONE 1
15
16 stat ic const int m1 = (ONE << (MDIG≠2) ) + ( (ONE << (MDIG≠2) )≠
ONE) ;
17 stat ic const int m2 = ONE << MDIG/2 ;
18
19 /  For mdig = 32 : m1 = 2147483647 , m2 = 65536
20 For mdig = 64 : m1 = 9223372036854775807 , m2 = 4294967296
21  /
22
23 /  move to i n i t i a l i z e ( ) because
 /
24 /  compi ler cou ld not r e s o l v e as
 /
25 /  a cons tant .
 /
26
27 stat ic /  cons t  / double dm1 ; /  = 1.0 / ( doub le ) m1;  /
28
29
30 /  p r i v a t e methods ( de f ined below , but not in Random. h  /
31
32 stat ic void i n i t i a l i z e (Random R, int seed ) ;
33
34 Random new_Random_seed( int seed )
35 {
36 Random R = (Random) mal loc ( s izeof (Random_struct ) ) ;
37
38 i n i t i a l i z e (R, seed ) ;
39 R≠>l e f t = 0 . 0 ;
40 R≠>r i gh t = 1 . 0 ;
41 R≠>width = 1 . 0 ;
42 R≠>haveRange = 0 /  f a l s e  / ;
293
43
44 return R;
45 }
46
47 Random new_Random( int seed , double l e f t , double r i g h t )
48 {
49 Random R = (Random) mal loc ( s izeof (Random_struct ) ) ;
50
51 i n i t i a l i z e (R, seed ) ;
52 R≠>l e f t = l e f t ;
53 R≠>r i gh t = r i gh t ;
54 R≠>width = r i gh t ≠ l e f t ;
55 R≠>haveRange = 1 ; /  t rue  /
56
57 return R;
58 }
59
60 void Random_delete (Random R)
61 {
62 f r e e (R) ;
63 }
64
65
66
67 /  Returns the next random number in the sequence .  /
68
69 double Random_nextDouble (Random R)
70 {
71 int k ;
72
73 int I = R≠>i ;
74 int J = R≠>j ;
75 int  m = R≠>m;
76
77 k = m[ I ] ≠ m[ J ] ;
78 i f ( k < 0) k += m1;
79 R≠>m[ J ] = k ;
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80
81 i f ( I == 0)
82 I = 16 ;
83 else I≠≠;
84 R≠>i = I ;
85
86 i f ( J == 0)
87 J = 16 ;
88 else J≠≠;
89 R≠>j = J ;
90
91 i f (R≠>haveRange )
92 return R≠>l e f t + dm1   (double ) k   R≠>width ;
93 else
94 return dm1   (double ) k ;
95
96 }
97
98
99
100
101 / 
≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠
102 PRIVATE METHODS
103 ≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠
 /
104
105 stat ic void i n i t i a l i z e (Random R, int seed )
106 {
107
108 int j s eed , k0 , k1 , j0 , j1 , i l o op ;
109
110 dm1 = 1 .0 / (double ) m1;
111
112 R≠>seed = seed ;
113
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114 i f ( seed < 0 ) seed = ≠seed ; /  seed = abs ( seed )
 /
115 j s e ed = ( seed < m1 ? seed : m1) ; /  j s e ed = min( seed ,
m1)  /
116 i f ( j s e ed % 2 == 0) ≠≠j s e ed ;
117 k0 = 9069 % m2;
118 k1 = 9069 / m2;
119 j0 = j s e ed % m2;
120 j1 = j s e ed / m2;
121 for ( i l o op = 0 ; i l o op < 17 ; ++i l o op )
122 {
123 j s e ed = j0   k0 ;
124 j1 = ( j s e ed / m2 + j0   k1 + j1   k0 ) % (m2 / 2) ;
125 j0 = j s e ed % m2;
126 R≠>m[ i l o op ] = j0 + m2   j 1 ;
127 }
128 R≠>i = 4 ;
129 R≠>j = 16 ;
130
131 }
132
133 double  RandomVector ( int N, Random R)
134 {
135 int i ;
136 double  x = (double  ) mal loc ( s izeof (double )  N) ;
137
138 for ( i =0; i<N; i++)
139 x [ i ] = Random_nextDouble (R) ;
140
141 return x ;
142 }
143
144
145 double   RandomMatrix ( int M, int N, Random R)
146 {
147 int i ;
148 int j ;
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149
150 /  a l l o c a t e matrix  /
151
152 double   A = (double   ) mal loc ( s izeof (double )  M) ;
153
154 i f (A == NULL) return NULL;
155
156 for ( i =0; i<M; i++)
157 {
158 A[ i ] = (double  ) mal loc ( s izeof (double )  N) ;
159 i f (A[ i ] == NULL)
160 {
161 f r e e (A) ;
162 return NULL;
163 }
164 for ( j =0; j<N; j++)
165 A[ i ] [ j ] = Random_nextDouble (R) ;
166 }
167 return A;
168 }
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Appendix C
L-API SPE Code
C.1 main.c
1 #include " k e rne l . h "
2 #include " so r . h "
3 #include " spar s e . h "
4 #include " lu . h "
5 #include " array . h "
6 #include " f f t . h "
7
8
9
10 int main (unsigned long long r3 , unsigned long long r4 , unsigned
long long r5 ) {
11 StartSystem ( r3 , r4 , r5 ) ;
12
13 /                                       /
14 / Work in progre s s  /
15 // Region (0) ;
16 // FFT_transform_internal (≠1) ;
17 // RegionEnd ;
18 /                                       /
19
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20
21
22
23 / Working /
24 // Region (1)
25 // SOR_execute ( ) ;
26 // RegionEnd
27
28 / Working /
29 Region (2 )
30 SparseCompRow_matmult ( ) ;
31 RegionEnd
32
33
34 / Working /
35 // Region (3) ;
36 // Array2D_double_copy () ;
37 // RegionEnd ;
38
39 / Not Working /
40 // Region (4) ;
41 // LU_factor ( ) ;
42 // RegionEnd ;
43
44 / Working /
45 // Region (5) ;
46 // LU_copy_matrix ( ) ;
47 // RegionEnd ;
48
49 ShutdownRequest ;
50 ShutdownReturn ;
51 }
C.2 kernel.h
1 #ifndef _KERNEL_H_
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2 #define _KERNEL_H_
3
4 / C header f i l e s  /
5 #include <s t d l i b . h>
6 #include <s td i o . h>
7 #include <math . h>
8 #include <s t r i n g . h>
9 #include <s td i n t . h>
10 #include <sys / types . h>
11 #include " mal loc . h "
12
13 / SPU I/O header f i l e  /
14 #include <spu_mfcio . h>
15
16 / SPU math and l o g i c header f i l e  /
17 #include <spu_ in t r i n s i c s . h>
18 #include <massv . h>
19 #include <simdmath . h>
20 #include <l ibm i s c . h>
21
22 / SPU Pro f i l e  /
23 #include " p r o f i l e . h "
24
25 / Custom header f i l e s  /
26 #include " . . /D_PPU/common . hpp "
27
28
29 / ≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠
30 CACHE STUFF
31   ≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠ /
32
33
34 #define CACHE_NAME ___CACHE_DOUBLE
35 #define CACHED_TYPE double
36 #define CACHE_TYPE 1 /  r/w  /
37 #define CACHELINE_LOG2SIZE 7 /  128 by t e s  /
38 #define CACHE_LOG2NWAY 2 /  4≠way  /
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39 #define CACHE_LOG2NSETS 6 /  32 l i n e s  /
40 #define CACHE_READ_X4
41 #include <cache≠api . h>
42
43
44 #define CACHE_NAME ___CACHE_INT
45 #define CACHED_TYPE int
46 #define CACHE_TYPE 1 /  r/w  /
47 #define CACHELINE_LOG2SIZE 7 /  128 by t e s  /
48 #define CACHE_LOG2NWAY 2 /  4≠way  /
49 #define CACHE_LOG2NSETS 6 /  32 l i n e s  /
50 #define CACHE_READ_X4
51 #include <cache≠api . h>
52
53 #define CACHE_NAME ___CACHE_MONITOR
54 #define CACHED_TYPE int
55 #define CACHE_TYPE 1 /  r/w  /
56 #define CACHELINE_LOG2SIZE 7 /  128 by t e s  /
57 #define CACHE_LOG2NWAY 2 /  4≠way  /
58 #define CACHE_LOG2NSETS 6 /  32 l i n e s  /
59 #define CACHE_READ_X4
60 #include <cache≠api . h>
61
62
63
64
65 #define CACHE_RW_PTR(name , addr ) ( cache_rw (
name , addr ) )
66 #define CACHE_LOAD(name , addr ) ( cache_rd (
name , addr ) )
67 #define CACHE_STORE(name , addr , va l ) ( cache_wr (
name , addr , va l ) )
68 #define CACHE_FLUSH(name) ( cache_f lush (
name) )
69
70 #define DATA_LOAD_PRIMARY( cache , idx ) (
CACHE_LOAD( cache , _io_InputAddress+( idx   s izeof (double ) ) ) )
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71 #define DATA_STORE_PRIMARY( cache , idx , data ) (
CACHE_STORE( cache , _io_InputAddress+( idx   s izeof (double ) ) ,
data ) )
72
73 #define DATA_LOAD_SECONDARY( cache , idx ) (
CACHE_LOAD( cache , _io_OutputAddress+( idx   s izeof (double ) ) ) )
74 #define DATA_STORE_SECONDARY( cache , idx , data ) (
CACHE_STORE( cache , _io_OutputAddress+( idx   s izeof (double ) ) ,
data ) )
75
76 #define DATA_PTR_PRIMARY( cache , idx ) (
CACHE_RW_PTR( cache , _io_InputAddress+( idx   s izeof (double ) ) ) )
77 #define DATA_PTR_SECONDARY( cache , idx ) (
CACHE_RW_PTR( cache , _io_OutputAddress+( idx   s izeof (double ) ) ) )
78
79 #define DATA_PTR_DA_PRIMARY( cache , idxA , idxB ) (
CACHE_RW_PTR( cache , _io_InputAddress+s izeof (double )  ( idxA 2 +
idxB ) ) )
80 #define DATA_PTR_DA_SECONDARY( cache , idxA , idxB ) (
CACHE_RW_PTR( cache , _io_InputAddress+s izeof (double )  ( idxA 2 +
idxB ) ) )
81
82
83
84
85
86 //EXPERIMENTAL /////////////////////////////////
87 #define DATA_LOAD_SINGLE_AUX1( cache , idx , type ) (
CACHE_LOAD( cache , _io_AuxAddress1+( idx   s izeof ( type ) ) ) )
88 #define DATA_LOAD_DOUBLE_AUX1( cache , idxA , idxB , type ) (
CACHE_LOAD( cache , _io_AuxAddress1+s izeof ( type )  ( idxA 2 + idxB
) ) )
89
90 #define DATA_LOAD_SINGLE_AUX2( cache , idx , type ) (
CACHE_LOAD( cache , _io_AuxAddress2+( idx   s izeof ( type ) ) ) )
91 #define DATA_LOAD_DOUBLE_AUX2( cache , idxA , idxB , type ) (
CACHE_LOAD( cache , _io_AuxAddress2+s izeof ( type )  ( idxA 2 + idxB
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) ) )
92
93 #define DATA_LOAD_SINGLE_AUX3( cache , idx , type ) (
CACHE_LOAD( cache , _io_AuxAddress3+( idx   s izeof ( type ) ) ) )
94 #define DATA_LOAD_DOUBLE_AUX3( cache , idxA , idxB , type ) (
CACHE_LOAD( cache , _io_AuxAddress3+s izeof ( type )  ( idxA 2 + idxB
) ) )
95
96
97
98
99 #define DATA_LOAD_SINGLE_AUX( cache , idx , addr , type ) (
CACHE_LOAD( cache , addr+( idx   s izeof ( type ) ) ) )
100 #define DATA_LOAD_DOUBLE_AUX( cache , idxA , idxB , addr , type )
(CACHE_LOAD( cache , addr+s izeof ( type )  ( idxA 2 + idxB ) ) )
101
102 #define DATA_STORE_SINGLE_AUX( cache , idx , addr , type , data )
(CACHE_STORE( cache , addr+( idx   s izeof ( type ) ) , data ) )
103 #define DATA_STORE_DOUBLE_AUX( cache , idxA , idxB , addr , type ,
data ) (CACHE_STORE( cache , addr+s izeof ( type )  ( idxA 2 + idxB
) , data ) )
104
105 #define DATA_PTR_SINGLE_AUX( cache , idx , addr , type ) (
CACHE_RW_PTR( cache , addr+( idx   s izeof ( type ) ) ) )
106 #define DATA_PTR_DOUBLE_AUX( cache , idxA , idxB , addr , type )
(CACHE_RW_PTR( cache , addr+s izeof ( type )  ( idxA 2 + idxB ) ) )
107
108
109
110
111 #define DATA_MONITOR_STORE( cache , data , idx ) (
CACHE_STORE( cache , _io_MonitorArrayAddress+( idx   s izeof ( int ) ) ,
data ) )
112 #define DATA_MONITOR_LOAD( cache , idx ) (
CACHE_LOAD( cache , _io_MonitorArrayAddress+( idx   s izeof ( int ) ) ) )
113
114 #define UPDATE_STORE_VALUE( tag , va l ) (
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f_UpdateMonitorArray ( tag , va l ) )
115 #define UPDATE_PROCESSED_VALUE( va l ) (
f_UpdateProcessedIPC ( va l ) )
116
117 / Non≠compi ler op t imised v a r i a b l e s  /
118 volat i le int _i_LoopIdent i f i e r ;
119 volat i le int _i_Reg ion Ident i f i e r ;
120 volat i le int _i_Act iveOuterLoopIdent i f i e r ;
121 volat i le int _i_Act ive InnerLoopIdent i f i e r ;
122
123 unsigned _i_LoopStart ;
124 unsigned _i_LoopEnd ;
125 unsigned _i_ActiveLoopLevel ;
126 unsigned _i_GlobalIOType ;
127
128 int _i_ValueToUpdateInMonitorArray ;
129
130 unsigned long exec_start , exec_end ;
131
132 / #de f i n e ’ s  /
133 #define StartSystem ( r3 , r4 , r5 ) spu_write_decrementer (0 ) ; (
_i_SPERegister = r3 ) ; (_i_ARGPRegister = r4 ) ; (
_i_ENVPRegister = r5 ) ; ( f_Sy s t emIn i t i a l i s e ( ) )
134 #define ActiveRegion ( _i_Reg ion Ident i f i e r )
135
136 #define Region (x ) ( _ i_Reg ion Ident i f i e r = x ) ; (
f_GetRegionParameters ( _ i_Reg ionIdent i f i e r ) ) ;
137 #define RegionEnd ( f_CompleteRegion ( ) ) ;
138
139 #define OuterLoop ( id , rs , re , i t r ) ( _i_OuterStart =
spu_read_decrementer ( ) ) ; ( _i_ActiveLoopLevel=OUTER) ; ( i t e r =
&i t r ) ; ( _i_Act iveOuterLoopIdent i f i e r = id ) ; ( _i_LoopStart = (
r s ) ) ; (_i_LoopEnd = ( re ) ) ; ( f_RegisterLoop ( ( id ) , ( r s ) , ( re ) ,
OUTER) )
140 #define OuterLoopEnd (_i_OuterEnd = spu_read_decrementer
( ) ) ; ( f_LoopEnd( _i_Act iveOuterLoopIdent i f i e r , OUTER) ) ; (
ReportMeasurement (PROGRAM_COMPLETE_EXECUTION, _i_OuterStart ,
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_i_OuterEnd ) )
141
142 #define InnerLoop ( id , rs , re , i t r ) ( _i_ActiveLoopLevel=INNER) ;
( i t e r = &i t r ) ; ( _ i_Act ive InnerLoopIdent i f i e r = id ) ; (
_i_LoopStart = ( r s ) ) ; (_i_LoopEnd = ( re ) ) ; ( f_RegisterLoop ( (
id ) , ( r s ) , ( re ) , INNER) )
143 #define InnerLoopEnd ( f_LoopEnd(
_i_Act ive InnerLoopIdent i f i e r , INNER) )
144
145 #define ShutdownRequest ( f_Shutdown ( ) )
146
147 #define ComCheck(x ) ( f_QuickCheck (x ) )
148 #define COMListen (x ) ( f_StopAndListen (x ) )
149 #define COMMailboxListen ( f_MailboxListen ( ) )
150 #define ShutdownReturn return 0 ;
151
152 #define ReportMeasurement (name , s ta r t , end )
f_SubmitMetricResult ( ( name) , ( s t a r t ) , ( end ) )
153
154 /  I n t e r rup t rou t ine pro to t ype  /
155 void sys_mai lbox_interrupt_routine (void ) __attribute__ ( ( s e c t i o n (
" . i n t e r r up t " ) ) ) ;
156 volat i le unsigned int _i_CheckValue ;
157
158 unsigned int   i t e r ;
159
160 / SPU r e l a t e d v a r i a b l e s  /
161 unsigned long long _i_SPERegister ;
162 unsigned long long _i_ARGPRegister ;
163 unsigned long long _i_ENVPRegister ;
164
165 / SPE shor t i d e n t i f i e r  /
166 unsigned int _i_SPEIdent i f ier ;
167
168 / Vector f o r Load and Store func t i on  /
169 int r eques t_create = ≠1;
170 vec to r unsigned int vec_result_high , vec_result_low ;
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171 vec to r unsigned int vec_low ;
172 vec to r signed int vec_request ;
173
174 / Res tar t  /
175 volat i le short unsigned int _i_LoopRestart = FALSE;
176
177 / Computation s p e c i f i c v a r i a b l e s  /
178 unsigned int _i_SizeBeginPrimary ;
179 unsigned int _i_SizeEndPrimary ;
180 unsigned int _i_SizeBeginSecondary ;
181 unsigned int _i_SizeEndSecondary ;
182
183 unsigned int _i_Final = 0 ;
184
185 unsigned long long _io_InputAddress ;
186 unsigned long long _io_OutputAddress ;
187 unsigned long long _io_AuxAddress1 ;
188 unsigned long long _io_AuxAddress2 ;
189 unsigned long long _io_AuxAddress3 ;
190
191 unsigned long long  _p_io_AuxAddress1 ;
192 unsigned long long  _p_io_AuxAddress2 ;
193
194
195 unsigned long long _io_MonitorArrayAddress ;
196
197 unsigned long long _i_OuterStart , _i_OuterEnd ;
198
199 unsigned int s i z e ;
200 unsigned int s ize_prog ;
201
202 unsigned int Lower_IPC ;
203 unsigned int Upper_IPC ;
204
205 ipc_info_t s_IPCRegister ;
206 spe_info_init_t s_SPEInformation ;
207 context_params_t s_RegionParameters ;
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208 context_params_t s_RegionComplete ;
209 transmit_report_t s_Report ;
210 measure_t s_Measure ;
211
212 ///////////////////////////////////CALLBACK CODE
/////////////////////////////////////////
213 int errno ;
214 typedef unsigned int spe_of f se t_t ;
215 void __send_to_ppe (unsigned int s i gna l code , unsigned int opcode ,
void  data ) ;
216 //////////////////////////////// ^ CALLBACK CODE ^
//////////////////////////////////////
217
218 / System s t a r t up and shutdown func ’ s  /
219 int f_Sy s t em In i t i a l i s e (void ) ;
220 int f_Shutdown (void ) ;
221
222 / System mai lbox l i s t e n i n g func ’ s /
223 int f_MailboxListen (void ) ;
224 void f_Mai lboxInterruptRoutine (void ) ;
225
226 / System monitoring and l i s t e n i n g func ’ s ≠ mainly s i g n a l s  /
227 unsigned f_StopAndListen (unsigned channel ) ;
228 unsigned f_S igna lStatus (unsigned int channel ) ;
229 unsigned f_SignalMonitor (unsigned int channel ) ;
230
231 / Report back to the SPE when a reg ion has been completed  /
232 int f_CompleteRegion (void ) ;
233
234 / Get r e g i ona l parameters  /
235 void f_GetRegionParameters (unsigned int r eg i on ) ;
236
237 / Framework f unc t i on s  /
238 void f_GetLastLoopParameters ( int id , unsigned l e v e l ) ;
239 void f_DeregisterLoop (unsigned id , unsigned l e v e l ) ;
240 int f_LoopBarrier ( int loop , int l e v e l ) ;
241
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242 / Ca l l back func  /
243 void __send_to_ppe (unsigned int s i gna l code , unsigned int opcode ,
void  data ) ;
244
245 // unsigned i n t idx_send ;
246 unsigned int _i_SPUMailbox ;
247
248 //Report measurement back to the PPE
249 int f_SubmitMetricResult (unsigned int name , unsigned long s ta r t ,
unsigned long end ) ;
250
251 ///////////////////////////////////CALLBACK CODE
/////////////////////////////////////////
252 void __send_to_ppe (unsigned int s i gna l code , unsigned int opcode ,
void  data ) {
253
254 i f ( _i_LoopRestart==FALSE) {
255
256 // exec_s tar t = spu_read_decrementer ( ) ;
257
258 unsigned int combined = ( ( opcode <<24) | ( (unsigned int ) data
& 0x00FFFFFF) ) ;
259
260 vec to r unsigned int s top func = {
261 s igna l code ,
262 combined ,
263 0x4020007F ,
264 0x35000000
265 } ;
266
267 void (  f ) (void ) = (void  )&stopfunc ;
268 asm( " sync " ) ;
269 f ( ) ;
270 errno = ( (unsigned int  ) data ) [ 3 ] ;
271
272 // exec_end = spu_read_decrementer ( ) ;
273 // ReportMeasurement (CALLBACK, exec_star t , exec_end ) ;
274 }
275
276 _i_LoopRestart=FALSE;
277
278
279 }
280 //////////////////////////////// ^ CALLBACK CODE ^
//////////////////////////////////////
281
282 int f_UpdateMonitorArray ( int tag , unsigned index ) {
283 DATA_MONITOR_STORE(___CACHE_MONITOR, tag , index ) ;
284 CACHE_FLUSH(___CACHE_MONITOR) ;
285 return 0 ;
286 }
287
288 void f_UpdateProcessedIPC (unsigned va l ) {
289 /  check mai lbox s t a t f i r s t !  /
290 _i_SPUMailbox = spu_stat_out_mbox ( ) ;
291
292 i f (_i_SPUMailbox==1) {
293 / we can put something in the mai lbox  /
294 spu_write_out_mbox ( va l ) ;
295 }
296 }
297
298 void f_LoopEnd(unsigned id , unsigned l e v e l ) {
299 f_GetLastLoopParameters ( id , l e v e l ) ;
300 f_LoopBarrier ( id , l e v e l ) ;
301 f_DeregisterLoop ( id , l e v e l ) ;
302 }
303
304 void f_GetLastLoopParameters ( int id , unsigned l e v e l ) {
305 loop_t s_LoopInformation ;
306
307 s_LoopInformation . spe = _i_SPEIdent i f ier ;
308 s_LoopInformation . l e v e l = l e v e l ;
309 s_LoopInformation . type = COPY_BACK;
309
310 s_LoopInformation . id = ( id≠1) ;
311
312 //Send s t r u c t to PPE
313 __send_to_ppe(0 x2126 , 0 , &s_LoopInformation ) ;
314
315 i f ( id > 0) {
316 _i_LoopStart = s_LoopInformation . pos_start ;
317 _i_LoopEnd = s_LoopInformation . pos_end ;
318 }
319 }
320
321 void f_DeregisterLoop (unsigned id , unsigned l e v e l ) {
322 loop_t s_LoopInformation ;
323
324 s_LoopInformation . spe = _i_SPEIdent i f ier ;
325 s_LoopInformation . l e v e l = l e v e l ;
326 s_LoopInformation . type = DEREGISTER;
327 s_LoopInformation . id = id ;
328 s_LoopInformation . oute r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
329
330 //Send s t r u c t to PPE
331 __send_to_ppe(0 x2126 , 0 , &s_LoopInformation ) ;
332
333 int _i_Temp = _i_Act ive InnerLoopIdent i f i e r ≠1;
334
335 i f (_i_Temp < 0)
336 _i_Act ive InnerLoopIdent i f i e r = 0 ;
337 else
338 _i_Act ive InnerLoopIdent i f i e r = _i_Temp ;
339 }
340
341 void f_RegisterLoop (unsigned id , unsigned rs , unsigned re ,
unsigned l e v e l ) {
342 loop_t s_LoopInformation ;
343
344 s_LoopInformation . spe = _i_SPEIdent i f ier ;
345 s_LoopInformation . l e v e l = l e v e l ;
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346 s_LoopInformation . type = REGISTER;
347 s_LoopInformation . id = id ;
348 s_LoopInformation . pos_start = r s ;
349 s_LoopInformation . pos_end = re ;
350
351 s_LoopInformation . oute r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
352
353 _i_LoopStart = r s ;
354 _i_LoopEnd = re ;
355
356 //Send s t r u c t to PPE
357 __send_to_ppe(0 x2126 , 0 , &s_LoopInformation ) ;
358 }
359
360 / 
361   When the SPE s t a r t s , the SPE must r e g i s t e r i t s g i ven r3
address wi th the PPE. The
362   PPE w i l l then as s i gn a s imple shor t number . This sho r t number
i s s t a t i c and w i l l
363   remain a t tached wi th the r3 address .
364  /
365 int f_Sy s t em In i t i a l i s e (void ) {
366 _io_InputAddress = 0 ;
367 _i_SPEIdent i f ier = _i_ARGPRegister ;
368
369 / Get SPE shor t number /
370 s_SPEInformation . spe = _i_SPEIdent i f ier ;
371 s_SPEInformation . ea_addr [ 0 ] = _i_SPERegister ;
372 s_SPEInformation . ea_addr [ 1 ] = _i_ARGPRegister ;
373 s_SPEInformation . ea_addr [ 2 ] = _i_ENVPRegister ;
374 __send_to_ppe(0 x2121 , 0 , &s_SPEInformation ) ;
375
376
377 / Reg i s t e r IPC va r i a b l e  /
378 // s_IPCRegister . spe = _i_SPEIdenti f ier ;
379 // s_IPCRegister . ipc_addr = ( unsigned long long )&  i t e r ;
380 // __send_to_ppe(0 x2116 , 0 , &s_IPCRegister ) ;
311
381
382 return 0 ;
383 }
384
385 unsigned f_StopAndListen (unsigned channel ) {
386 stat ic unsigned _sui_SignalData ;
387
388 unsigned int _i_SignalType ;
389 i f ( channel==1) _i_SignalType = SIGNAL1_CL;
390 i f ( channel==2) _i_SignalType = SIGNAL2_CL;
391
392 exec_start = spu_read_decrementer ( ) ;
393
394 f_SignalMonitor ( channel ) ; // w i l l r e turn 0 when done
395 _sui_SignalData = f_Signa lStatus ( channel ) ;
396
397 switch ( _sui_SignalData ) {
398 case SPE_RESTART:
399   i t e r = _i_LoopStart ;
400 _i_LoopRestart=TRUE;
401 exec_end = spu_read_decrementer ( ) ;
402 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
403 return LOOP_RESTART;
404 break ;
405
406 case SPE_SHUTDOWN:
407 f_Shutdown ( ) ;
408 exec_end = spu_read_decrementer ( ) ;
409 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
410 return 0 ;
411 break ;
412
413 case SPE_CONTINUE:
414 exec_end = spu_read_decrementer ( ) ;
415 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
416 return 0 ;
417 break ;
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418
419 case SPE_HALT:
420 exec_end = spu_read_decrementer ( ) ;
421 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
422 COMListen ( channel ) ;
423 return 0 ;
424 break ;
425
426 case BUFFER1:
427 exec_end = spu_read_decrementer ( ) ;
428 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
429 return BUFFER1;
430 break ;
431
432 case BUFFER2:
433 exec_end = spu_read_decrementer ( ) ;
434 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
435 return BUFFER2;
436 break ;
437
438 default :
439 exec_end = spu_read_decrementer ( ) ;
440 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
441 return _sui_SignalData ;
442 break ;
443 }
444
445 exec_end = spu_read_decrementer ( ) ;
446 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
447 return FUNCTION_FAILED;
448 }
449
450
451 int f_QuickCheck (unsigned channel ) {
452 int _sui_SignalData ;
453 unsigned int _i_SignalType ;
454 i f ( channel==1) _i_SignalType = SIGNAL1_QC;
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455 i f ( channel==2) _i_SignalType = SIGNAL2_QC;
456
457 exec_start = spu_read_decrementer ( ) ;
458 _sui_SignalData = f_Signa lStatus ( channel ) ;
459
460 switch ( _sui_SignalData ) {
461 case SPE_RESTART:
462   i t e r = _i_LoopStart ;
463 _i_LoopRestart=TRUE;
464
465 exec_end = spu_read_decrementer ( ) ;
466 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
467
468 return LOOP_RESTART;
469 break ;
470
471 case SPE_SHUTDOWN:
472 f_Shutdown ( ) ;
473
474 exec_end = spu_read_decrementer ( ) ;
475 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
476
477 return 0 ;
478 break ;
479
480 case SPE_CONTINUE:
481 exec_end = spu_read_decrementer ( ) ;
482 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
483 return 0 ;
484 break ;
485
486 case SPE_HALT:
487 COMListen ( channel ) ;
488 exec_end = spu_read_decrementer ( ) ;
489 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
490 return 0 ;
491 break ;
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492
493 default :
494 exec_end = spu_read_decrementer ( ) ;
495 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
496 return 0 ;
497 break ;
498 }
499
500 exec_end = spu_read_decrementer ( ) ;
501 ReportMeasurement ( _i_SignalType , exec_start , exec_end ) ;
502 return FUNCTION_FAILED;
503 }
504
505 /  Return the s t a t u s o f s i g n a l r e g i s t e r i . e .
506   i f t h e r e are any consumed s l o t s  /
507 unsigned f_S igna lStatus (unsigned int channel ) {
508 i f ( channel==1) { return spu_stat_signal1 ( ) ; }
509 i f ( channel==2) { return spu_stat_signal2 ( ) ; }
510 return FUNCTION_FAILED;
511 }
512
513 / Wait on s i g n a l r e g i s t e r numbered # /
514 unsigned f_SignalMonitor (unsigned int channel ) {
515 i f ( channel==1) { do {} while ( ! spu_stat_signal1 ( ) ) ; }
516 i f ( channel==2) { do {} while ( ! spu_stat_signal2 ( ) ) ; }
517 return 0 ;
518 }
519
520 / SPE must g e t permiss ion to shutdown /
521 int f_Shutdown (void ) {
522 s_Report . spe = _i_SPEIdent i f ier ;
523 __send_to_ppe(0 x2114 , 0 , &s_Report ) ;
524
525 switch ( s_Report . r e s u l t ) {
526 case SPE_SHUTDOWN:
527 return 0 ;
528 break ;
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529
530 default :
531 COMListen (1 ) ;
532 break ;
533 }
534
535 return FUNCTION_FAILED;
536 }
537
538
539 / Not i f y PPE tha t the SPE has completed reg ion numbered # /
540 int f_CompleteRegion (void ) {
541 spe_sig_ob_t s_SPESignal ;
542
543 i f ( _i_SPEIdent i f ier==0) {
544 s_SPESignal . id = _i_Reg ionIdent i f i e r ;
545 s_SPESignal . spe = _i_SPEIdent i f ier ;
546 __send_to_ppe(0 x2127 , 0 , &s_SPESignal ) ;
547 }
548
549 /  Synchronise wi th a l l region_end , l i s t e n i n g on s i g n a l 2 /
550 i f ( _i_SPEIdent i f ier !=0 && _i_SPEIdent i f ier !=5) {
551 s_SPESignal . id = _i_Reg ionIdent i f i e r ;
552 s_SPESignal . spe = _i_SPEIdent i f ier ;
553 __send_to_ppe(0 x2127 , 0 , &s_SPESignal ) ;
554 }
555
556 i f ( _i_SPEIdent i f ier==5) {
557 s_SPESignal . id = _i_Reg ionIdent i f i e r ;
558 s_SPESignal . spe = _i_SPEIdent i f ier ;
559 __send_to_ppe(0 x2127 , 0 , &s_SPESignal ) ;
560 }
561
562 s_RegionComplete . completed = REGION_COMPLETED;
563 s_RegionComplete . r eg i on = _i_Reg ionIdent i f i e r ;
564 s_RegionComplete . spe = _i_SPEIdent i f ier ;
565
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566 __send_to_ppe(0 x2119 , 0 , &s_RegionComplete ) ;
567
568 i f ( s_RegionComplete . a s s i gned !=SPE_CONTINUE) {
569 COMListen (2 ) ;
570 }
571
572 return 0 ;
573 }
574
575 / We need to ask the PPE fo r reg ion parameters numbered # /
576 void f_GetRegionParameters (unsigned int r eg i on ) {
577 s_RegionParameters . r eg i on = reg ion ;
578 s_RegionParameters . spe = _i_SPEIdent i f ier ;
579
580 __send_to_ppe(0 x2118 , 0 , &s_RegionParameters ) ;
581
582 i f ( s_RegionParameters . a s s i gned==SPE_STANDBY) {
583 COMListen (1 ) ;
584 }
585
586 _i_GlobalIOType = s_RegionParameters . io_array_type ;
587
588 s i z e = s_RegionParameters . s i z e ;
589
590 _i_SizeBeginPrimary = s_RegionParameters . s i ze_beg in ;
591 _i_SizeEndPrimary = s_RegionParameters . s ize_end ;
592
593 _i_SizeBeginSecondary = s_RegionParameters . s ize_begin_2 ;
594 _i_SizeEndSecondary = s_RegionParameters . size_end_2 ;
595
596 Lower_IPC = s_RegionParameters . i t r_beg in ;
597 Upper_IPC = s_RegionParameters . itr_end ;
598
599 _io_InputAddress = s_RegionParameters . ea_in ;
600 _io_OutputAddress = s_RegionParameters . ea_out ;
601
602 _i_Final = s_RegionParameters . f i n a l ;
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603
604 _io_AuxAddress1 = s_RegionParameters . ea_aux ;
605 _io_AuxAddress2 = s_RegionParameters . ea_aux2 ;
606 _io_AuxAddress3 = s_RegionParameters . ea_aux3 ;
607
608 _p_io_AuxAddress1 = (unsigned long long  )_io_AuxAddress1 ;
609 _p_io_AuxAddress2 = (unsigned long long  )_io_AuxAddress2 ;
610
611 _io_MonitorArrayAddress = (unsigned long long )
s_RegionParameters . s tore_array ;
612 }
613
614 int f_LoopBarrier ( int loop , int l e v e l ) {
615 spe_sig_ob_t s_SPESignal ;
616
617 s_SPESignal . id = loop ;
618 s_SPESignal . l oop_leve l = l e v e l ;
619 s_SPESignal . spe = _i_SPEIdent i f ier ;
620 __send_to_ppe(0 x2127 , 0 , &s_SPESignal ) ;
621
622 i f ( s_SPESignal . id !=SPE_CONTINUE)
623 COMListen (2 ) ;
624
625 return 0 ;
626 }
627
628 int f_SubmitMetricResult (unsigned int name , unsigned long s ta r t ,
unsigned long end ) {
629 s_Measure . name = name ;
630 s_Measure . element = SPU_ELEMENT;
631 s_Measure . spe = _i_SPEIdent i f ier ;
632 s_Measure . begin = s t a r t ;
633 s_Measure . end = end ;
634 // s_Measure . va lue = ( end≠s t a r t ) ;
635
636 __send_to_ppe(0 x2125 , 0 , &s_Measure ) ;
637
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638 return 0 ;
639 }
640
641
642 / Mailbox l i s t e n i n g . . . . ( cannot be i n t e r r up t e d by any s i g n a l )  /
643 int f_MailboxListen (void ) {
644 exec_start = spu_read_decrementer ( ) ;
645
646 spu_write_event_mask (MFC_IN_MBOX_AVAILABLE_EVENT) ;
647 spu_ienable ( ) ;
648 while ( ! _i_CheckValue ) ;
649 spu_id i sab l e ( ) ;
650 _i_CheckValue = 0 ;
651
652 exec_end = spu_read_decrementer ( ) ;
653 ReportMeasurement (MAILBOX_INTERRUPT, exec_start , exec_end ) ;
654 return 0 ;
655 }
656
657 void f_Mai lboxInterruptRoutine (void ) {
658 spu_write_event_ack (MFC_IN_MBOX_AVAILABLE_EVENT) ;
659 _i_CheckValue++;
660 asm( " i r e t " ) ;
661 }
662
663 ///////////////////////////////// SCALAR COMPARISON
/////////////////////////////////
664
665 double  Load_DPTR(unsigned idx ) {
666 ComCheck (2 ) ;
667 exec_start = spu_read_decrementer ( ) ;
668 i f ( idx >= _i_LoopStart && idx < _i_LoopEnd) {
669 UPDATE_PROCESSED_VALUE(  i t e r ) ;
670
671 exec_end = spu_read_decrementer ( ) ;
672 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
673 return DATA_PTR_PRIMARY(___CACHE_DOUBLE, idx ) ;
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674 }
675 else {
676
677 request_message_t reque s t ;
678 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
679 reque s t . request_type = LOAD;
680 reques t . region_number = _i_Reg ionIdent i f i e r ;
681 reque s t . spe_sid = _i_SPEIdent i f ier ;
682 reque s t . owner_itr =   i t e r ;
683 reque s t . aux = ≠1;
684 reque s t . index_a = idx ;
685 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
686 reque s t . io_array_type = _i_GlobalIOType ;
687
688 i f ( _i_ActiveLoopLevel==INNER)
689 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
690
691 i f ( _i_ActiveLoopLevel==OUTER)
692 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
693
694 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
695
696 unsigned short int bu f f e r ;
697 bu f f e r = COMListen (2 ) ;
698
699 double  data ;
700
701 i f ( bu f f e r==BUFFER1) {
702 data = DATA_PTR_PRIMARY(___CACHE_DOUBLE, idx ) ;
703 UPDATE_PROCESSED_VALUE(  i t e r ) ;
704 }
705
706 i f ( bu f f e r==BUFFER2) {
707 data = DATA_PTR_SECONDARY(___CACHE_DOUBLE, idx ) ;
708 UPDATE_PROCESSED_VALUE(  i t e r ) ;
709 }
710
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711 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
712 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
713
714 exec_end = spu_read_decrementer ( ) ;
715 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
716
717 return data ;
718 }
719 }
720
721 double LoadD(double   src , unsigned idx ) {
722 ComCheck (2 ) ;
723
724 exec_start = spu_read_decrementer ( ) ;
725 i f ( idx >= _i_LoopStart && idx < _i_LoopEnd) {
726 UPDATE_PROCESSED_VALUE(  i t e r ) ;
727
728 exec_end = spu_read_decrementer ( ) ;
729 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
730
731 return s r c [ idx ] ;
732 }
733 else {
734 request_message_t reque s t ;
735 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
736 reque s t . request_type = LOAD;
737 reques t . region_number = _i_Reg ionIdent i f i e r ;
738 reque s t . spe_sid = _i_SPEIdent i f ier ;
739 reque s t . owner_itr =   i t e r ;
740 reque s t . aux = ≠1;
741 reque s t . index_a = idx ;
742 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
743 reque s t . io_array_type = _i_GlobalIOType ;
744
745 i f ( _i_ActiveLoopLevel==INNER)
746 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
747
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748 i f ( _i_ActiveLoopLevel==OUTER)
749 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
750
751 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
752
753 unsigned int bu f f e r ;
754
755 bu f f e r = COMListen (2 ) ;
756
757
758 double data ;
759
760 i f ( bu f f e r==BUFFER1) {
761 data =  DATA_PTR_PRIMARY(___CACHE_DOUBLE, idx ) ;
762 UPDATE_PROCESSED_VALUE(  i t e r ) ;
763 }
764
765 i f ( bu f f e r==BUFFER2) {
766 data =  DATA_PTR_SECONDARY(___CACHE_DOUBLE, idx ) ;
767 UPDATE_PROCESSED_VALUE(  i t e r ) ;
768 }
769
770 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
771 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
772
773 exec_end = spu_read_decrementer ( ) ;
774 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
775 return data ;
776 }
777 }
778
779 void StoreD (double   src , unsigned idx , double data ) {
780 ComCheck (2 ) ;
781
782 exec_start = spu_read_decrementer ( ) ;
783 i f ( idx >= _i_LoopStart && idx < _i_LoopEnd) {
784 UPDATE_PROCESSED_VALUE(  i t e r ) ;
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785 UPDATE_STORE_VALUE(INTERNAL_STORE,   i t e r ) ;
786
787 s r c [ idx ]=data ;
788 }
789 else {
790 request_message_t reque s t ;
791 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
792 reque s t . request_type = STORE;
793 reque s t . region_number = _i_Reg ionIdent i f i e r ;
794 reque s t . spe_sid = _i_SPEIdent i f ier ;
795 reque s t . owner_itr =   i t e r ;
796 reque s t . aux = ≠1;
797 reque s t . index_a = idx ;
798 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
799 reque s t . data = data ;
800 reque s t . io_array_type = _i_GlobalIOType ;
801
802 i f ( _i_ActiveLoopLevel==INNER)
803 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
804
805 i f ( _i_ActiveLoopLevel==OUTER)
806 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
807
808 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
809
810
811 unsigned int bu f f e r ;
812 bu f f e r = COMListen (2 ) ;
813
814 double   send ;
815
816 i f ( bu f f e r==BUFFER1) {
817 send = DATA_PTR_PRIMARY(___CACHE_DOUBLE, idx ) ;
818 send [ idx ] = data ;
819 UPDATE_PROCESSED_VALUE(  i t e r ) ;
820 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
821 }
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822
823 i f ( bu f f e r==BUFFER2) {
824 send = DATA_PTR_SECONDARY(___CACHE_DOUBLE, idx ) ;
825 send [ idx ] = data ;
826 UPDATE_PROCESSED_VALUE(  i t e r ) ;
827 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
828 }
829
830
831 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
832 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
833 }
834
835 exec_end = spu_read_decrementer ( ) ;
836 ReportMeasurement (STORE_E, exec_start , exec_end ) ;
837 }
838
839
840
841
842
843
844
845
846
847
848
849 double  Load_DPTR_DA(unsigned idxA , unsigned idxB ) {
850 ComCheck (2 ) ;
851
852 exec_start = spu_read_decrementer ( ) ;
853 i f ( ( idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary )
&& ( idxB >= _i_LoopStart && idxB < _i_LoopEnd) ) {
854 UPDATE_PROCESSED_VALUE(  i t e r ) ;
855
856 exec_end = spu_read_decrementer ( ) ;
857 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
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858
859 return DATA_PTR_DA_PRIMARY(___CACHE_DOUBLE, idxA , idxB ) ;
860 }
861 else {
862 request_message_t reque s t ;
863 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
864 reque s t . request_type = LOAD;
865 reques t . region_number = _i_Reg ionIdent i f i e r ;
866 reque s t . spe_sid = _i_SPEIdent i f ier ;
867 reque s t . owner_itr =   i t e r ;
868 reque s t . aux = ≠1;
869 reque s t . index_a = idxA ;
870 reque s t . index_b = idxB ;
871 reque s t . io_array_type = _i_GlobalIOType ;
872 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
873
874 i f ( _i_ActiveLoopLevel==INNER)
875 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
876
877 i f ( _i_ActiveLoopLevel==OUTER)
878 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
879
880 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
881
882 unsigned int bu f f e r ;
883 bu f f e r = COMListen (2 ) ;
884
885 double  data ;
886
887 i f ( bu f f e r==BUFFER1) {
888 data = DATA_PTR_DA_PRIMARY(___CACHE_DOUBLE, idxA , idxB ) ;
889 UPDATE_PROCESSED_VALUE(  i t e r ) ;
890 }
891
892 i f ( bu f f e r==BUFFER2) {
893 data = DATA_PTR_DA_SECONDARY(___CACHE_DOUBLE, idxA , idxB ) ;
894 UPDATE_PROCESSED_VALUE(  i t e r ) ;
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895 }
896
897 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
898 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
899
900 exec_end = spu_read_decrementer ( ) ;
901 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
902 return data ;
903 }
904 }
905
906
907 double Load_DDA(double    src , unsigned idxA , unsigned idxB ) {
908 ComCheck (2 ) ;
909
910 exec_start = spu_read_decrementer ( ) ;
911 i f ( ( idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary )
&& ( idxB >= _i_LoopStart && idxB < _i_LoopEnd) ) {
912 UPDATE_PROCESSED_VALUE(  i t e r ) ;
913
914 exec_end = spu_read_decrementer ( ) ;
915 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
916 return s r c [ idxA ] [ idxB ] ;
917 }
918 else {
919 request_message_t reque s t ;
920 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
921 reque s t . request_type = LOAD;
922 reques t . region_number = _i_Reg ionIdent i f i e r ;
923 reque s t . spe_sid = _i_SPEIdent i f ier ;
924 reque s t . owner_itr =   i t e r ;
925 reque s t . aux = ≠1;
926 reque s t . index_a = idxA ;
927 reque s t . index_b = idxB ;
928 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
929 reque s t . io_array_type = _i_GlobalIOType ;
930
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931 i f ( _i_ActiveLoopLevel==INNER)
932 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
933
934 i f ( _i_ActiveLoopLevel==OUTER)
935 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
936
937
938 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
939
940 int bu f f e r ;
941
942 bu f f e r = COMListen (2 ) ;
943
944 double  data ;
945
946 i f ( bu f f e r==BUFFER1) {
947 data = DATA_PTR_DA_PRIMARY(___CACHE_DOUBLE, idxA , idxB ) ;
948 UPDATE_PROCESSED_VALUE(  i t e r ) ;
949 }
950
951 i f ( bu f f e r==BUFFER2) {
952 data = DATA_PTR_DA_SECONDARY(___CACHE_DOUBLE, idxA , idxB ) ;
953 UPDATE_PROCESSED_VALUE(  i t e r ) ;
954 }
955
956 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
957 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
958
959 exec_end = spu_read_decrementer ( ) ;
960 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
961 return  data ;
962 }
963 }
964
965 void Store_DDA(double    src , unsigned idxA , unsigned idxB ,
double data ) {
966 ComCheck (2 ) ;
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967
968 exec_start = spu_read_decrementer ( ) ;
969 i f ( ( idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary )
&& ( idxB >= _i_LoopStart && idxB < _i_LoopEnd) ) {
970 UPDATE_PROCESSED_VALUE(  i t e r ) ;
971 UPDATE_STORE_VALUE(INTERNAL_STORE,   i t e r ) ;
972
973 s r c [ idxA ] [ idxB]=data ;
974 }
975 else {
976 request_message_t reque s t ;
977 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
978 reque s t . request_type = STORE;
979 reque s t . region_number = _i_Reg ionIdent i f i e r ;
980 reque s t . spe_sid = _i_SPEIdent i f ier ;
981 reque s t . owner_itr =   i t e r ;
982 reque s t . aux = ≠1;
983 reque s t . index_a = idxA ;
984 reque s t . index_b = idxB ;
985 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
986 reque s t . data = data ;
987 reque s t . io_array_type = _i_GlobalIOType ;
988
989 i f ( _i_ActiveLoopLevel==INNER)
990 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
991
992 i f ( _i_ActiveLoopLevel==OUTER)
993 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
994
995 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
996
997 unsigned int bu f f e r ;
998 bu f f e r = COMListen (2 ) ;
999
1000 double   bsource ;
1001
1002 i f ( bu f f e r==BUFFER1) {
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1003 DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress1 , double , data ) ;
1004 // bsource = ( doub le   )DATA_PTR_DA_PRIMARY(___CACHE_DOUBLE
, idxA , idxB ) ;
1005 // bsource [ idxA ] [ idxB ] = data ;
1006 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1007 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
1008 }
1009
1010 i f ( bu f f e r==BUFFER2) {
1011 DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress1 , double , data ) ;
1012 // bsource = ( doub le   )DATA_PTR_DA_SECONDARY(
___CACHE_DOUBLE, idxA , idxB ) ;
1013 // bsource [ idxA ] [ idxB ] = data ;
1014 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1015 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
1016 }
1017
1018 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1019 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1020 }
1021
1022 exec_end = spu_read_decrementer ( ) ;
1023 ReportMeasurement (STORE_E, exec_start , exec_end ) ;
1024 }
1025
1026 ///////////////////////////////// ^ SCALAR COMPARISON ^
/////////////////////////////////
1027
1028
1029
1030
1031 //INTEGER
1032
1033 int  Load_IPTR(unsigned idx ) {
1034 ComCheck (2 ) ;
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1035
1036 exec_start = spu_read_decrementer ( ) ;
1037 i f ( idx >= _i_LoopStart && idx < _i_LoopEnd) {
1038 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1039
1040 exec_end = spu_read_decrementer ( ) ;
1041 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1042 return DATA_PTR_PRIMARY(___CACHE_INT, idx ) ;
1043 }
1044 else {
1045 request_message_t reque s t ;
1046 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1047 reque s t . request_type = LOAD;
1048 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1049 reque s t . spe_sid = _i_SPEIdent i f ier ;
1050 reque s t . owner_itr =   i t e r ;
1051 reque s t . aux = ≠1;
1052 reque s t . index_a = idx ;
1053 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
1054 reque s t . io_array_type = _i_GlobalIOType ;
1055
1056 i f ( _i_ActiveLoopLevel==INNER)
1057 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1058
1059 i f ( _i_ActiveLoopLevel==OUTER)
1060 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
1061
1062 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1063
1064 COMListen (2 ) ;
1065
1066 unsigned short int bu f f e r = spu_read_signal2 ( ) ;
1067 stat ic int  data ;
1068
1069 i f ( bu f f e r==BUFFER1) {
1070 data = DATA_PTR_PRIMARY(___CACHE_INT, idx ) ;
1071 UPDATE_PROCESSED_VALUE(  i t e r ) ;
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1072 }
1073
1074 i f ( bu f f e r==BUFFER2) {
1075 data = DATA_PTR_SECONDARY(___CACHE_INT, idx ) ;
1076 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1077 }
1078
1079 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1080 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1081
1082 exec_end = spu_read_decrementer ( ) ;
1083 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1084 return data ;
1085 }
1086 }
1087
1088 int LoadI ( int   src , unsigned idx ) {
1089 ComCheck (2 ) ;
1090
1091 exec_start = spu_read_decrementer ( ) ;
1092 i f ( idx >= _i_LoopStart && idx < _i_LoopEnd) {
1093 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1094
1095 exec_end = spu_read_decrementer ( ) ;
1096 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1097 return s r c [ idx ] ;
1098 }
1099 else {
1100 request_message_t reque s t ;
1101 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1102 reque s t . request_type = LOAD;
1103 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1104 reque s t . spe_sid = _i_SPEIdent i f ier ;
1105 reque s t . owner_itr =   i t e r ;
1106 reque s t . aux = ≠1;
1107 reque s t . index_a = idx ;
1108 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
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1109 reque s t . io_array_type = _i_GlobalIOType ;
1110
1111 i f ( _i_ActiveLoopLevel==INNER)
1112 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1113
1114 i f ( _i_ActiveLoopLevel==OUTER)
1115 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
1116
1117 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1118
1119 unsigned int bu f f e r ;
1120 bu f f e r = COMListen (2 ) ;
1121
1122 double data ;
1123
1124 i f ( bu f f e r==BUFFER1) {
1125 data = DATA_LOAD_PRIMARY(___CACHE_INT, idx ) ;
1126 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1127 }
1128
1129 i f ( bu f f e r==BUFFER2) {
1130 data = DATA_LOAD_SECONDARY(___CACHE_INT, idx ) ;
1131 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1132 }
1133
1134 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1135 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1136
1137 exec_end = spu_read_decrementer ( ) ;
1138 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1139 return data ;
1140 }
1141 }
1142
1143 void Sto r e I ( int   src , unsigned idx , int data ) {
1144 ComCheck (2 ) ;
1145
1146 exec_start = spu_read_decrementer ( ) ;
1147 i f ( idx >= _i_LoopStart && idx < _i_LoopEnd) {
1148 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1149 UPDATE_STORE_VALUE(INTERNAL_STORE,   i t e r ) ;
1150
1151 s r c [ idx ]=data ;
1152 }
1153 else {
1154 request_message_t reque s t ;
1155 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1156 reque s t . request_type = STORE;
1157 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1158 reque s t . spe_sid = _i_SPEIdent i f ier ;
1159 reque s t . owner_itr =   i t e r ;
1160 reque s t . aux = ≠1;
1161 reque s t . index_a = idx ;
1162 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
1163 reque s t . data = data ;
1164 reque s t . io_array_type = _i_GlobalIOType ;
1165
1166 i f ( _i_ActiveLoopLevel==INNER)
1167 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1168
1169 i f ( _i_ActiveLoopLevel==OUTER)
1170 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
1171
1172 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1173
1174 unsigned int bu f f e r ;
1175 bu f f e r = COMListen (2 ) ;
1176
1177 int  bsource ;
1178
1179 i f ( bu f f e r==BUFFER1) {
1180 bsource = DATA_PTR_PRIMARY(___CACHE_INT, idx ) ;
1181 bsource [ idx ] = data ;
1182 UPDATE_PROCESSED_VALUE(  i t e r ) ;
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1183 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
1184 }
1185
1186 i f ( bu f f e r==BUFFER2) {
1187 bsource = DATA_PTR_SECONDARY(___CACHE_INT, idx ) ;
1188 bsource [ idx ] = data ;
1189 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1190 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
1191 }
1192
1193 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1194 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1195 }
1196
1197 exec_end = spu_read_decrementer ( ) ;
1198 ReportMeasurement (STORE_E, exec_start , exec_end ) ;
1199 }
1200
1201
1202
1203
1204 int  Load_IPTR_DA(unsigned idxA , unsigned idxB ) {
1205 ComCheck (2 ) ;
1206
1207 exec_start = spu_read_decrementer ( ) ;
1208 i f ( ( idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary )
&& ( idxB >= _i_LoopStart && idxB < _i_LoopEnd) ) {
1209 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1210
1211 exec_end = spu_read_decrementer ( ) ;
1212 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1213
1214 return DATA_PTR_DA_PRIMARY(___CACHE_INT, idxA , idxB ) ;
1215 }
1216 else {
1217 request_message_t reque s t ;
1218 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
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1219 reque s t . request_type = LOAD;
1220 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1221 reque s t . spe_sid = _i_SPEIdent i f ier ;
1222 reque s t . owner_itr =   i t e r ;
1223 reque s t . aux = ≠1;
1224 reque s t . index_a = idxA ;
1225 reque s t . index_b = idxB ;
1226 reque s t . io_array_type = _i_GlobalIOType ;
1227 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
1228
1229 i f ( _i_ActiveLoopLevel==INNER)
1230 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1231
1232 i f ( _i_ActiveLoopLevel==OUTER)
1233 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
1234
1235 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1236
1237 unsigned int bu f f e r ;
1238 bu f f e r = COMListen (2 ) ;
1239
1240 int  data ;
1241
1242 i f ( bu f f e r==BUFFER1) {
1243 data = DATA_PTR_DA_PRIMARY(___CACHE_INT, idxA , idxB ) ;
1244 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1245 }
1246
1247 i f ( bu f f e r==BUFFER2) {
1248 data = DATA_PTR_DA_SECONDARY(___CACHE_INT, idxA , idxB ) ;
1249 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1250 }
1251
1252 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1253 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1254
1255 exec_end = spu_read_decrementer ( ) ;
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1256 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1257 return data ;
1258 }
1259 }
1260
1261
1262 int Load_IDA( int    src , unsigned idxA , unsigned idxB ) {
1263 ComCheck (2 ) ;
1264
1265 exec_start = spu_read_decrementer ( ) ;
1266 i f ( ( idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary )
&& ( idxB >= _i_LoopStart && idxB < _i_LoopEnd) ) {
1267 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1268
1269 exec_end = spu_read_decrementer ( ) ;
1270 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1271
1272 return s r c [ idxA ] [ idxB ] ;
1273 }
1274 else {
1275 request_message_t reque s t ;
1276 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1277 reque s t . request_type = LOAD;
1278 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1279 reque s t . spe_sid = _i_SPEIdent i f ier ;
1280 reque s t . owner_itr =   i t e r ;
1281 reque s t . aux = ≠1;
1282 reque s t . index_a = idxA ;
1283 reque s t . index_b = idxB ;
1284 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
1285 reque s t . io_array_type = _i_GlobalIOType ;
1286
1287 i f ( _i_ActiveLoopLevel==INNER)
1288 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1289
1290 i f ( _i_ActiveLoopLevel==OUTER)
1291 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
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1292
1293 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1294
1295 unsigned int bu f f e r ;
1296 bu f f e r = COMListen (2 ) ;
1297
1298 int  data ;
1299
1300 i f ( bu f f e r==BUFFER1) {
1301 data = DATA_PTR_DA_PRIMARY(___CACHE_INT, idxA , idxB ) ;
1302 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1303 }
1304
1305 i f ( bu f f e r==BUFFER2) {
1306 data = DATA_PTR_DA_SECONDARY(___CACHE_INT, idxA , idxB ) ;
1307 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1308 }
1309
1310 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1311 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1312
1313 exec_end = spu_read_decrementer ( ) ;
1314 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1315 return  data ;
1316 }
1317 }
1318
1319 void Store_IDA( int    src , unsigned idxA , unsigned idxB , int data
) {
1320 ComCheck (2 ) ;
1321
1322 exec_start = spu_read_decrementer ( ) ;
1323 i f ( ( idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary )
&& ( idxB >= _i_LoopStart && idxB < _i_LoopEnd) ) {
1324 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1325 UPDATE_STORE_VALUE(INTERNAL_STORE,   i t e r ) ;
1326
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1327 s r c [ idxA ] [ idxB]=data ;
1328 }
1329 else {
1330 request_message_t reque s t ;
1331 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1332 reque s t . request_type = STORE;
1333 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1334 reque s t . spe_sid = _i_SPEIdent i f ier ;
1335 reque s t . owner_itr =   i t e r ;
1336 reque s t . aux = ≠1;
1337 reque s t . index_a = idxA ;
1338 reque s t . index_b = idxB ;
1339 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
1340 reque s t . data = data ;
1341 reque s t . io_array_type = _i_GlobalIOType ;
1342
1343 i f ( _i_ActiveLoopLevel==INNER)
1344 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1345
1346 i f ( _i_ActiveLoopLevel==OUTER)
1347 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
1348
1349 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1350
1351 unsigned int bu f f e r ;
1352 bu f f e r = COMListen (2 ) ;
1353
1354
1355 int    bsource ;
1356
1357 i f ( bu f f e r==BUFFER1) {
1358 bsource = ( int   )DATA_PTR_DA_PRIMARY(___CACHE_DOUBLE,
idxA , idxB ) ;
1359 bsource [ idxA ] [ idxB ] = data ;
1360 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1361 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
1362 }
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1363
1364 i f ( bu f f e r==BUFFER2) {
1365 bsource = ( int   )DATA_PTR_DA_SECONDARY(___CACHE_DOUBLE,
idxA , idxB ) ;
1366 bsource [ idxA ] [ idxB ] = data ;
1367 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1368 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
1369 }
1370
1371 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1372 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1373 }
1374
1375 exec_end = spu_read_decrementer ( ) ;
1376 ReportMeasurement (STORE_E, exec_start , exec_end ) ;
1377 }
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390 //AUX
////////////////////////////////////////////////////////////////
1391 double  Load_AUX_PTR( int aux , unsigned idx ) {
1392 ComCheck (2 ) ;
1393
1394 exec_start = spu_read_decrementer ( ) ;
1395 i f ( idx >= _i_SizeBeginPrimary && idx < _i_SizeEndPrimary ) {
1396 UPDATE_PROCESSED_VALUE(  i t e r ) ;
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1397
1398 i f ( aux==1) {
1399 exec_end = spu_read_decrementer ( ) ;
1400 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1401 return DATA_PTR_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , double ) ;
1402 }
1403
1404 i f ( aux==2) {
1405 exec_end = spu_read_decrementer ( ) ;
1406 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1407 return (double  )DATA_PTR_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress2 , int ) ;
1408 }
1409
1410 i f ( aux==3) {
1411 exec_end = spu_read_decrementer ( ) ;
1412 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1413 return (double  )DATA_PTR_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress3 , int ) ;
1414 }
1415 }
1416 else {
1417 request_message_t reque s t ;
1418 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1419 reque s t . request_type = LOAD_AUX;
1420 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1421 reque s t . spe_sid = _i_SPEIdent i f ier ;
1422 reque s t . owner_itr =   i t e r ;
1423 reque s t . aux = aux ;
1424 reque s t . index_a = idx ;
1425 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
1426 reque s t . io_array_type = _i_GlobalIOType ;
1427
1428 i f ( _i_ActiveLoopLevel==INNER)
1429 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1430
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1431 i f ( _i_ActiveLoopLevel==OUTER)
1432 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
1433
1434 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1435
1436 unsigned int bu f f e r ;
1437 bu f f e r = COMListen (2 ) ;
1438
1439 double  data ;
1440
1441 i f ( bu f f e r==BUFFER1) {
1442 i f ( aux==1)
1443 data = DATA_PTR_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , double ) ;
1444
1445 i f ( aux==2) {
1446 data = (double  )DATA_PTR_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress2 , int ) ;
1447 }
1448
1449 i f ( aux==3)
1450 data = (double  )DATA_PTR_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress3 , int ) ;
1451
1452 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1453 }
1454
1455 i f ( bu f f e r==BUFFER2) {
1456 i f ( aux==1)
1457 data = DATA_PTR_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , double ) ;
1458
1459 i f ( aux==2)
1460 data = (double  )DATA_PTR_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress2 , int ) ;
1461
1462 i f ( aux==3)
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1463 data = (double  )DATA_PTR_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress3 , int ) ;
1464
1465 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1466 }
1467
1468 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1469 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1470
1471 exec_end = spu_read_decrementer ( ) ;
1472 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1473 return data ;
1474 }
1475 }
1476
1477 double Load_AUX( int aux , unsigned idx ) {
1478 ComCheck (2 ) ;
1479
1480 exec_start = spu_read_decrementer ( ) ;
1481 i f ( idx >= _i_LoopStart && idx < _i_LoopEnd) {
1482 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1483
1484 i f ( aux==1) {
1485 exec_end = spu_read_decrementer ( ) ;
1486 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1487 return DATA_LOAD_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , double ) ;
1488 }
1489
1490 i f ( aux==2) {
1491 exec_end = spu_read_decrementer ( ) ;
1492 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1493 return (double )DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress2 , int ) ;
1494 }
1495
1496 i f ( aux==3) {
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1497 exec_end = spu_read_decrementer ( ) ;
1498 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1499 return (double )DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress3 , int ) ;
1500 }
1501 }
1502 else {
1503 request_message_t reque s t ;
1504 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1505 reque s t . request_type = LOAD_AUX;
1506 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1507 reque s t . spe_sid = _i_SPEIdent i f ier ;
1508 reque s t . owner_itr =   i t e r ;
1509 reque s t . aux = aux ;
1510 reque s t . index_a = idx ;
1511 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
1512 reque s t . io_array_type = _i_GlobalIOType ;
1513
1514 i f ( _i_ActiveLoopLevel==INNER)
1515 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1516
1517 i f ( _i_ActiveLoopLevel==OUTER)
1518 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
1519
1520
1521 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1522
1523 unsigned int bu f f e r ;
1524 bu f f e r = COMListen (2 ) ;
1525
1526 double data ;
1527
1528 i f ( bu f f e r==BUFFER1) {
1529 i f ( aux==1)
1530 data = DATA_LOAD_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , double ) ;
1531
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1532 i f ( aux==2)
1533 data = (double )DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress2 , int ) ;
1534
1535 i f ( aux==3)
1536 data = (double )DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress3 , int ) ;
1537
1538 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1539 }
1540
1541 i f ( bu f f e r==BUFFER1) {
1542 i f ( aux==1)
1543 data = DATA_LOAD_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , double ) ;
1544
1545 i f ( aux==2)
1546 data = (double )DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress2 , int ) ;
1547
1548 i f ( aux==3)
1549 data = (double )DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress3 , int ) ;
1550
1551 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1552 }
1553
1554 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1555 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1556
1557 exec_end = spu_read_decrementer ( ) ;
1558 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1559 return data ;
1560 }
1561 }
1562
1563 void Store_AUX( int aux , unsigned idx , double data ) {
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1564 ComCheck (2 ) ;
1565
1566 exec_start = spu_read_decrementer ( ) ;
1567 i f ( idx >= _i_LoopStart && idx < _i_LoopEnd) {
1568 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1569 UPDATE_STORE_VALUE(INTERNAL_STORE,   i t e r ) ;
1570
1571 i f ( aux==1)
1572 DATA_STORE_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , double , data ) ;
1573
1574 i f ( aux==2)
1575 DATA_STORE_SINGLE_AUX(___CACHE_INT, idx , _io_AuxAddress2 ,
int , ( int ) data ) ;
1576
1577 i f ( aux==3)
1578 DATA_STORE_SINGLE_AUX(___CACHE_INT, idx , _io_AuxAddress3 ,
int , ( int ) data ) ;
1579 }
1580 else {
1581 request_message_t reque s t ;
1582 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1583 reque s t . request_type = STORE_AUX;
1584 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1585 reque s t . spe_sid = _i_SPEIdent i f ier ;
1586 reque s t . owner_itr =   i t e r ;
1587 reque s t . aux = aux ;
1588 reque s t . index_a = idx ;
1589 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
1590 reque s t . data = data ;
1591 reque s t . io_array_type = _i_GlobalIOType ;
1592
1593 i f ( _i_ActiveLoopLevel==INNER)
1594 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1595
1596 i f ( _i_ActiveLoopLevel==OUTER)
1597 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
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1598
1599 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1600
1601 unsigned int bu f f e r ;
1602 bu f f e r = COMListen (2 ) ;
1603
1604
1605 i f ( bu f f e r==BUFFER1) {
1606 i f ( aux==1)
1607 DATA_STORE_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , double , data ) ;
1608
1609 i f ( aux==2)
1610 DATA_STORE_SINGLE_AUX(___CACHE_INT, idx , _io_AuxAddress2
, int , ( int ) data ) ;
1611
1612 i f ( aux==3)
1613 DATA_STORE_SINGLE_AUX(___CACHE_INT, idx , _io_AuxAddress3
, int , ( int ) data ) ;
1614
1615 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1616 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
1617 }
1618
1619 i f ( bu f f e r==BUFFER2) {
1620 i f ( aux==1)
1621 DATA_STORE_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , double , data ) ;
1622
1623 i f ( aux==2)
1624 DATA_STORE_SINGLE_AUX(___CACHE_INT, idx , _io_AuxAddress2
, int , ( int ) data ) ;
1625
1626 i f ( aux==3)
1627 DATA_STORE_SINGLE_AUX(___CACHE_INT, idx , _io_AuxAddress3
, int , ( int ) data ) ;
1628
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1629 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1630 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
1631 }
1632
1633 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1634 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1635 }
1636
1637 exec_end = spu_read_decrementer ( ) ;
1638 ReportMeasurement (STORE_E, exec_start , exec_end ) ;
1639 }
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656 //AUX (2≠D ARRAY)
//////////////////////////////////////////////////
1657 double  Load_AUX_PTR2( int aux , unsigned idxA , unsigned idxB ) {
1658 ComCheck (2 ) ;
1659 return DATA_PTR_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress1 , double ) ;
1660
1661 exec_start = spu_read_decrementer ( ) ;
1662 i f ( ( idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary )
&& ( idxB >= _i_SizeBeginPrimary && idxB < _i_SizeEndPrimary
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) ) {
1663
1664 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1665
1666 i f ( aux==1) {
1667 exec_end = spu_read_decrementer ( ) ;
1668 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1669 return DATA_PTR_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress1 , double ) ;
1670 }
1671
1672
1673 i f ( aux==2) {
1674 exec_end = spu_read_decrementer ( ) ;
1675 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1676 return DATA_PTR_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress2 , double ) ;
1677 }
1678
1679 i f ( aux==3) {
1680 exec_end = spu_read_decrementer ( ) ;
1681 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1682 return (double  )DATA_PTR_DOUBLE_AUX(___CACHE_INT, idxA ,
idxB , _io_AuxAddress3 , int ) ;
1683 }
1684 }
1685 else {
1686 request_message_t reque s t ;
1687 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1688 reque s t . request_type = LOAD_AUX;
1689 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1690 reque s t . spe_sid = _i_SPEIdent i f ier ;
1691 reque s t . owner_itr =   i t e r ;
1692 reque s t . aux = aux ;
1693 reque s t . index_a = idxA ;
1694 reque s t . index_b = idxB ;
1695 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
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1696 reque s t . io_array_type = _i_GlobalIOType ;
1697
1698 i f ( _i_ActiveLoopLevel==INNER)
1699 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1700
1701 i f ( _i_ActiveLoopLevel==OUTER)
1702 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
1703
1704 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1705
1706 unsigned int bu f f e r ;
1707 bu f f e r = COMListen (2 ) ;
1708
1709 double  data ;
1710
1711 i f ( bu f f e r==BUFFER1) {
1712 i f ( aux==1)
1713 data = DATA_PTR_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress1 , double ) ;
1714
1715 i f ( aux==2)
1716 return DATA_PTR_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress2 , double ) ;
1717
1718 i f ( aux==3)
1719 data = (double  )DATA_PTR_DOUBLE_AUX(___CACHE_INT, idxA ,
idxB , _io_AuxAddress3 , int ) ;
1720
1721 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1722 }
1723
1724 i f ( bu f f e r==BUFFER2) {
1725 i f ( aux==1)
1726 data = DATA_PTR_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress1 , double ) ;
1727
1728 i f ( aux==2)
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1729 data = DATA_PTR_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress2 , double ) ;
1730
1731 i f ( aux==3)
1732 data = (double  )DATA_PTR_DOUBLE_AUX(___CACHE_INT, idxA ,
idxB , _io_AuxAddress3 , int ) ;
1733
1734 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1735 }
1736
1737 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1738 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1739
1740 exec_end = spu_read_decrementer ( ) ;
1741 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1742 return data ;
1743 }
1744 }
1745
1746 double Load_AUX2( int aux , unsigned idxA , unsigned idxB ) {
1747 ComCheck (2 ) ;
1748
1749 exec_start = spu_read_decrementer ( ) ;
1750 i f ( ( idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary )
&& ( idxB >= _i_LoopStart && idxB < _i_LoopEnd) ) {
1751 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1752
1753 i f ( aux==1) {
1754 exec_end = spu_read_decrementer ( ) ;
1755 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1756 return DATA_LOAD_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress1 , double ) ;
1757 }
1758
1759 i f ( aux==2) {
1760 exec_end = spu_read_decrementer ( ) ;
1761 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
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1762 return DATA_LOAD_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress2 , double ) ;
1763 }
1764 // i f ( aux==2)
1765 // re turn ( doub le )DATA_LOAD_DOUBLE_AUX(___CACHE_INT, idxA ,
idxB , _io_AuxAddress2 , i n t ) ;
1766
1767 i f ( aux==3) {
1768 exec_end = spu_read_decrementer ( ) ;
1769 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1770 return (double )DATA_LOAD_DOUBLE_AUX(___CACHE_INT, idxA ,
idxB , _io_AuxAddress3 , int ) ;
1771 }
1772 }
1773 else {
1774 request_message_t reque s t ;
1775 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1776 reque s t . request_type = LOAD_AUX;
1777 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1778 reque s t . spe_sid = _i_SPEIdent i f ier ;
1779 reque s t . owner_itr =   i t e r ;
1780 reque s t . aux = aux ;
1781 reque s t . index_a = idxA ;
1782 reque s t . index_b = idxB ;
1783 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
1784 reque s t . io_array_type = _i_GlobalIOType ;
1785
1786 i f ( _i_ActiveLoopLevel==INNER)
1787 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1788
1789 i f ( _i_ActiveLoopLevel==OUTER)
1790 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
1791
1792 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1793
1794 unsigned int bu f f e r ;
1795 bu f f e r = COMListen (2 ) ;
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1796
1797 double data ;
1798
1799 i f ( bu f f e r==BUFFER1) {
1800 i f ( aux==1)
1801 data = DATA_LOAD_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress1 , double ) ;
1802
1803 i f ( aux==2)
1804 data = DATA_LOAD_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress2 , double ) ;
1805
1806 // i f ( aux==2)
1807 // data = ( doub le )DATA_LOAD_DOUBLE_AUX(___CACHE_INT, idxA
, idxB , _io_AuxAddress2 , i n t ) ;
1808
1809 i f ( aux==3)
1810 data = (double )DATA_LOAD_DOUBLE_AUX(___CACHE_INT, idxA ,
idxB , _io_AuxAddress3 , int ) ;
1811
1812 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1813 }
1814
1815 i f ( bu f f e r==BUFFER1) {
1816 i f ( aux==1)
1817 data = DATA_LOAD_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress1 , double ) ;
1818
1819 i f ( aux==2)
1820 data = DATA_LOAD_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_io_AuxAddress2 , double ) ;
1821
1822 // i f ( aux==2)
1823 // data = ( doub le )DATA_LOAD_DOUBLE_AUX(___CACHE_INT, idxA
, idxB , _io_AuxAddress2 , i n t ) ;
1824
1825 i f ( aux==3)
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1826 data = (double )DATA_LOAD_DOUBLE_AUX(___CACHE_INT, idxA ,
idxB , _io_AuxAddress3 , int ) ;
1827
1828 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1829 }
1830
1831 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1832 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
1833
1834 exec_end = spu_read_decrementer ( ) ;
1835 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1836 return data ;
1837 }
1838 }
1839
1840 void Store_AUX2( int aux , unsigned idxA , unsigned idxB , double
data ) {
1841 ComCheck (2 ) ;
1842
1843 exec_start = spu_read_decrementer ( ) ;
1844 i f ( ( idxA >= _i_SizeBeginPrimary && idxA < _i_SizeEndPrimary )
&& ( idxB >= _i_LoopStart && idxB < _i_LoopEnd) ) {
1845 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1846 UPDATE_STORE_VALUE(INTERNAL_STORE,   i t e r ) ;
1847
1848 i f ( aux==1)
1849 DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_p_io_AuxAddress1 , double , data ) ;
1850
1851 i f ( aux==2)
1852 DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_p_io_AuxAddress2 , double , data ) ;
1853
1854 // i f ( aux==2)
1855 // DATA_STORE_DOUBLE_AUX(___CACHE_INT, idxA , idxB ,
_io_AuxAddress2 , in t , ( i n t ) data ) ;
1856
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1857 i f ( aux==3)
1858 DATA_STORE_DOUBLE_AUX(___CACHE_INT, idxA , idxB ,
_io_AuxAddress2 , int , ( int ) data ) ;
1859 }
1860 else {
1861 request_message_t reque s t ;
1862 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1863 reque s t . request_type = STORE_AUX;
1864 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1865 reque s t . spe_sid = _i_SPEIdent i f ier ;
1866 reque s t . owner_itr =   i t e r ;
1867 reque s t . aux = aux ;
1868 reque s t . index_a = idxA ;
1869 reque s t . index_b = idxB ;
1870 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
1871 reque s t . data = data ;
1872 reque s t . io_array_type = _i_GlobalIOType ;
1873
1874 i f ( _i_ActiveLoopLevel==INNER)
1875 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1876
1877 i f ( _i_ActiveLoopLevel==OUTER)
1878 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
1879
1880 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1881
1882 unsigned int bu f f e r ;
1883 bu f f e r = COMListen (2 ) ;
1884
1885 i f ( bu f f e r==BUFFER1) {
1886 i f ( aux==1)
1887 DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_p_io_AuxAddress1 , double , data ) ;
1888
1889
1890 i f ( aux==2)
1891 DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
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_p_io_AuxAddress2 , double , data ) ;
1892
1893 // i f ( aux==2)
1894 // DATA_STORE_DOUBLE_AUX(___CACHE_INT, idxA , idxB ,
_io_AuxAddress2 , in t , ( i n t ) data ) ;
1895
1896 i f ( aux==3)
1897 DATA_STORE_DOUBLE_AUX(___CACHE_INT, idxA , idxB ,
_io_AuxAddress3 , int , ( int ) data ) ;
1898
1899 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1900 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
1901 }
1902
1903 i f ( bu f f e r==BUFFER2) {
1904 i f ( aux==1)
1905 DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_p_io_AuxAddress2 , double , data ) ;
1906
1907 i f ( aux==2)
1908 DATA_STORE_DOUBLE_AUX(___CACHE_DOUBLE, idxA , idxB ,
_p_io_AuxAddress2 , double , data ) ;
1909
1910 // i f ( aux==2)
1911 // DATA_STORE_DOUBLE_AUX(___CACHE_INT, idxA , idxB ,
_io_AuxAddress2 , in t , ( i n t ) data ) ;
1912
1913 i f ( aux==3)
1914 DATA_STORE_DOUBLE_AUX(___CACHE_INT, idxA , idxB ,
_io_AuxAddress3 , int , ( int ) data ) ;
1915
1916 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1917 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
1918 }
1919
1920 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
1921 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
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1922 }
1923
1924 exec_end = spu_read_decrementer ( ) ;
1925 ReportMeasurement (STORE_E, exec_start , exec_end ) ;
1926 }
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950 //AUX(n) wi th s p e c i f i e r ///////////////////////////////////////
1951
1952 double Load_SA_AUX( int aux , double  arr , unsigned idx ) {
1953 ComCheck (2 ) ;
1954
1955 exec_start = spu_read_decrementer ( ) ;
1956 i f ( idx >= _i_LoopStart && idx < _i_LoopEnd) {
1957 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1958
356
1959 exec_end = spu_read_decrementer ( ) ;
1960 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
1961 return ar r [ idx ] ;
1962 }
1963 else {
1964 request_message_t reque s t ;
1965 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
1966 reque s t . request_type = LOAD_AUX;
1967 reque s t . region_number = _i_Reg ionIdent i f i e r ;
1968 reque s t . spe_sid = _i_SPEIdent i f ier ;
1969 reque s t . owner_itr =   i t e r ;
1970 reque s t . aux = aux ;
1971 reque s t . index_a = idx ;
1972 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
1973 reque s t . io_array_type = _i_GlobalIOType ;
1974
1975 i f ( _i_ActiveLoopLevel==INNER)
1976 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
1977
1978 i f ( _i_ActiveLoopLevel==OUTER)
1979 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
1980
1981 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
1982
1983 unsigned int bu f f e r ;
1984 bu f f e r = COMListen (2 ) ;
1985
1986 double data ;
1987
1988 i f ( bu f f e r==BUFFER1) {
1989 data = arr [ idx ] ;
1990 // i f ( aux==1)
1991 // data = DATA_LOAD_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , doub le ) ;
1992 //
1993 // i f ( aux==2)
1994 // data = ( doub le )DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress2 , i n t ) ;
1995 //
1996 // i f ( aux==3)
1997 // data = ( doub le )DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress3 , i n t ) ;
1998 UPDATE_PROCESSED_VALUE(  i t e r ) ;
1999 }
2000
2001 // i f ( b u f f e r==BUFFER1) {
2002 // i f ( aux==1)
2003 // data = DATA_LOAD_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , doub le ) ;
2004 //
2005 // i f ( aux==2)
2006 // data = ( doub le )DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress2 , i n t ) ;
2007 //
2008 // i f ( aux==3)
2009 // data = ( doub le )DATA_LOAD_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress3 , i n t ) ;
2010 // }
2011
2012 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
2013 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
2014
2015 exec_end = spu_read_decrementer ( ) ;
2016 ReportMeasurement (LOAD_E, exec_start , exec_end ) ;
2017 return data ;
2018 }
2019 }
2020
2021 void Store_SA_AUX( int aux , double  arr , unsigned idx , double
data ) {
2022 ComCheck (2 ) ;
2023 exec_start = spu_read_decrementer ( ) ;
2024 i f ( idx >= _i_LoopStart && idx < _i_LoopEnd) {
2025 UPDATE_PROCESSED_VALUE(  i t e r ) ;
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2026 UPDATE_STORE_VALUE(INTERNAL_STORE,   i t e r ) ;
2027
2028 ar r [ idx ]=data ;
2029 }
2030 else {
2031 request_message_t reque s t ;
2032 reque s t . ou t e r_ l eve l = _i_Act iveOuterLoopIdent i f i e r ;
2033 reque s t . request_type = STORE_AUX;
2034 reque s t . region_number = _i_Reg ionIdent i f i e r ;
2035 reque s t . spe_sid = _i_SPEIdent i f ier ;
2036 reque s t . owner_itr =   i t e r ;
2037 reque s t . aux = aux ;
2038 reque s t . index_a = idx ;
2039 reque s t . l oop_leve l = _i_ActiveLoopLevel ;
2040 reque s t . data = data ;
2041 reque s t . io_array_type = _i_GlobalIOType ;
2042
2043 i f ( _i_ActiveLoopLevel==INNER)
2044 reques t . l e v e l = _i_Act ive InnerLoopIdent i f i e r ;
2045
2046 i f ( _i_ActiveLoopLevel==OUTER)
2047 reques t . l e v e l = _i_Act iveOuterLoopIdent i f i e r ;
2048
2049 __send_to_ppe(0 x2115 , 0 , &reque s t ) ;
2050
2051 unsigned int bu f f e r ;
2052 bu f f e r = COMListen (2 ) ;
2053
2054
2055 i f ( bu f f e r==BUFFER1) {
2056 ar r [ idx ]=data ;
2057 // i f ( aux==1)
2058 // DATA_STORE_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , double , data ) ;
2059 //
2060 // i f ( aux==2)
2061 // DATA_STORE_SINGLE_AUX(___CACHE_INT, idx ,
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_io_AuxAddress2 , in t , ( i n t ) data ) ;
2062 //
2063 // i f ( aux==3)
2064 // DATA_STORE_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress3 , in t , ( i n t ) data ) ;
2065
2066 UPDATE_PROCESSED_VALUE(  i t e r ) ;
2067 UPDATE_STORE_VALUE(EXTERNAL_STORE,   i t e r ) ;
2068 }
2069
2070 // i f ( b u f f e r==BUFFER2) {
2071 // i f ( aux==1)
2072 // DATA_STORE_SINGLE_AUX(___CACHE_DOUBLE, idx ,
_io_AuxAddress1 , double , data ) ;
2073 //
2074 // i f ( aux==2)
2075 // DATA_STORE_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress2 , in t , ( i n t ) data ) ;
2076 //
2077 // i f ( aux==3)
2078 // DATA_STORE_SINGLE_AUX(___CACHE_INT, idx ,
_io_AuxAddress3 , in t , ( i n t ) data ) ;
2079 // }
2080
2081 /  t e l l PPE tha t we are now done wi th t h i s r e que s t  /
2082 __send_to_ppe(0 x2123 , 0 , &reque s t ) ;
2083 }
2084 exec_end = spu_read_decrementer ( ) ;
2085 ReportMeasurement (STORE_E, exec_start , exec_end ) ;
2086 }
2087
2088
2089
2090
2091 #endif
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C.3 array.h
1 #include " k e rne l . h "
2
3 void Array2D_double_copy ( ) {
4 unsigned int remainder = _i_SizeEndSecondary & 3 ; /  N
mod 4 ;  /
5 unsigned int i =0;
6 unsigned int j =0;
7 double  Bi ;
8 double  Ai ;
9
10 OuterLoop (0 , _i_SizeBeginPrimary , _i_SizeEndPrimary , i ) ;
11 for ( i=_i_SizeBeginPrimary ; i<_i_SizeEndPrimary ; i++) {
12
13 Bi = Load_AUX_PTR(0 , i ) ; // doub le   B
14 Ai = Load_AUX_PTR(1 , i ) ; // doub le   A
15
16
17
18 // InnerLoop (0 , _i_SizeBeginPrimary , remainder , j ) ;
19 // f o r ( j=_i_SizeBeginPrimary ; j<remainder ; j++) {
20 // Store_SA_AUX(0 , Bi , j , Load_SA_AUX(1 , Ai , j ) ) ;
21 //
22 // }
23 // InnerLoopEnd ;
24
25 InnerLoop (1 , remainder , _i_SizeEndSecondary , j ) ;
26 for ( j=remainder ; j<_i_SizeEndSecondary ; j+=4) {
27 Store_SA_AUX(1 , Ai , j , Load_SA_AUX(0 , Bi , j ) ) ;
28 Store_SA_AUX(1 , Ai , j +1, Load_SA_AUX(0 , Bi , j +1) ) ;
29 Store_SA_AUX(1 , Ai , j +2, Load_SA_AUX(0 , Bi , j +2) ) ;
30 Store_SA_AUX(1 , Ai , j +3, Load_SA_AUX(0 , Bi , j +3) ) ;
31 }
32 InnerLoopEnd ;
33
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34 }
35 OuterLoopEnd ;
36 }
C.4 fft.h
1 #include " k e rne l . h "
2 #include <simdmath . h>
3
4 #define PI 3.1415926535897932
5
6 / 
≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠≠
 /
7
8 // s t a t i c i n t in t_ log2 ( i n t n) ;
9 //
10 // doub le FFT_num_flops( i n t N)
11 //{
12 //
13 // doub le Nd = ( doub le ) N;
14 // doub le logN = ( doub le ) in t_ log2 (N) ;
15 //
16 // re turn (5 .0 Nd≠2)  logN + 2 (Nd+1) ;
17 //}
18 //
19 // s t a t i c i n t in t_ log2 ( i n t n)
20 //{
21 // i n t k = 1;
22 // i n t l o g = 0;
23 // f o r (/  k=1 /; k < n ; k  = 2 , l o g++);
24 // i f (n != (1 << log ) )
25 // {
26 // p r i n t f ( "FFT: Data l en g t h i s not a power o f 2 ! : %d " ,n) ;
27 // e x i t (1) ;
28 // }
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29 // re turn l o g ;
30 //}
31
32 stat ic void FFT_transform_internal ( int d i r e c t i o n ) {
33 /  b i t r e v e r s e the input data f o r decimation in time
a l gor i thm  /
34
35 double  data = Load_DPTR(0) ;
36
37 unsigned int b i t ;
38 unsigned int dual = 1 ;
39
40 double w_real ;
41 double w_imag ;
42 unsigned int a ;
43 unsigned int b ;
44
45 double theta ;
46 double s ;
47 double t ;
48 double s2 ;
49
50 int i ;
51 int j ;
52
53 double wd_real ;
54 double wd_imag ;
55
56 double tmp_real ;
57 double tmp_imag ;
58
59 double z1_real ;
60 double z1_imag ;
61
62
63 FFT_bitreverse ( ) ;
64 p r i n t f ( " FFT_bitreverse done %i  \n" , _i_SPEIdent i f ier ) ;
363
65
66 /  app ly f f t r ecur s ion  /
67 /  t h i s loop executed in t_log2 (N) t imes  /
68 OuterLoop (0 , Lower_IPC , Upper_IPC , b i t ) ;
69 for ( b i t = Lower_IPC ; b i t < Upper_IPC ; b i t++, dual  = 2) {
70 w_real = 1 . 0 ;
71 w_imag = 0 . 0 ;
72
73 theta = 2 .0   d i r e c t i o n   PI / ( 2 . 0   (double ) dual ) ;
74 s = s i n ( theta ) ;
75 t = s i n ( theta / 2 . 0 ) ;
76 s2 = 2 .0   t   t ;
77
78
79 InnerLoop (0 , _i_SizeBeginPrimary , _i_SizeEndPrimary , b i t ) ;
80 for ( a=_i_SizeBeginPrimary , b = _i_SizeBeginPrimary ; b <
_i_SizeEndPrimary ; b += 2   dual ) {
81
82 i = b ;
83 j = (b + dual ) ;
84
85 wd_real = LoadD( data , j ) ;
86 wd_imag = LoadD( data , j +1) ;
87
88 StoreD ( data , j , LoadD( data , i +1) ≠ wd_real ) ;
89 StoreD ( data , j +1, LoadD( data , i +1) ≠ wd_imag) ;
90 StoreD ( data , i , LoadD( data , i ) + wd_real ) ;
91 StoreD ( data , i +1, LoadD( data , i +1) + wd_imag) ;
92
93 }
94 InnerLoopEnd ;
95
96
97 /  a = 1 . . ( dual≠1)  /
98 InnerLoop (1 , 1 , dual , a ) ;
99 for ( a = 1 ; a < dual ; a++) {
100 /  t r i gnome t r i c recurrence f o r w≠> exp ( i t h e t a ) w  /
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101 tmp_real = w_real ≠ s   w_imag ≠ s2   w_real ;
102 tmp_imag = w_imag + s   w_real ≠ s2   w_imag ;
103 w_real = tmp_real ;
104 w_imag = tmp_imag ;
105 }
106 InnerLoopEnd ;
107
108
109 InnerLoop (2 , _i_SizeBeginPrimary , _i_SizeEndPrimary , b) ;
110 for (b = _i_SizeBeginPrimary ; b < _i_SizeEndPrimary ; b +=
2   dual ) {
111 i = 2 (b + a ) ;
112 j = 2 (b + a + dual ) ;
113
114 z1_real = LoadD( data , j ) ;
115 z1_imag = LoadD( data , j +1) ;
116
117 wd_real = w_real   z1_real ≠ w_imag   z1_imag ;
118 wd_imag = w_real   z1_imag + w_imag   z1_real ;
119
120 StoreD ( data , j , LoadD( data , i ) ≠ wd_real ) ;
121 StoreD ( data , j +1, LoadD( data , i +1) ≠ wd_imag) ;
122 StoreD ( data , i , LoadD( data , i ) + wd_real ) ;
123 StoreD ( data , i +1, LoadD( data , i +1) + wd_imag) ;
124 }
125 InnerLoopEnd ;
126
127 }
128 OuterLoopEnd ;
129 }
130
131
132 int FFT_bitreverse ( ) {
133 int N = _i_SizeEndPrimary ; //_i_SizeEndPrimary ;
134 double  data = Load_AUX_PTR(1 , 0) ; // Load_DPTR(0) ;
135
136 /  This i s the Goldrader b i t≠r e v e r s a l a l gor i thm  /
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137 unsigned int n=N/2 ;
138 unsigned int nm1 = n≠1;
139 unsigned int i =0;
140 unsigned int j =0;
141 int i i ;
142 int j j ;
143 unsigned int k ;
144 double tmp_real ;
145 double tmp_imag ;
146
147
148 OuterLoop (0 , 0 , nm1, i ) ;
149 for ( i =0; i < nm1 ; i++) {
150
151 /  i n t i i = 2  i ;  /
152 i i = i << 1 ;
153
154 /  i n t j j = 2  j ;  /
155 j j = j << 1 ;
156
157 /  i n t k = n / 2 ;  /
158 k = n >> 1 ;
159
160 i f ( i < j ) {
161 tmp_real = Load_AUX(1 , i i ) ; //LoadD( data , i i ) ;
162 tmp_imag = Load_AUX(1 , i i +1) ; //LoadD( data , i i +1) ;
163 Store_AUX(1 , i i , Load_AUX(1 , j j ) ) ;
164 Store_AUX(1 , i i +1, Load_AUX(1 , j j +1) ) ;
165 Store_AUX(1 , j j , tmp_real ) ;
166 Store_AUX(1 , j j +1, tmp_imag) ;
167 }
168
169 while ( k <= j && (k!=0 && j !=0) ) {
170 /  j = j ≠ k ;  /
171 j ≠= k ;
172
173 / k = k / 2 ;  /
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174 k >>= 1 ;
175 }
176
177 j += k ;
178 }
179 OuterLoopEnd ;
180
181 return 0 ;
182 }
183
184 void FFT_inverse ( ) {
185 int N = _i_SizeEndPrimary ;
186 double  data = DATA_PTR_PRIMARY(___CACHE_DOUBLE, 0) ;
187
188 int n = N/2 ;
189 double norm = 0 . 0 ;
190 unsigned int i ;
191
192 FFT_transform_internal (+1) ;
193
194 /  Normalize  /
195 norm=1/((double ) n) ;
196
197 OuterLoop (0 , _i_SizeBeginPrimary , _i_SizeEndPrimary , i ) ;
198 for ( i=_i_SizeBeginPrimary ; i<_i_SizeEndPrimary ; i++) {
199 StoreD ( data , i , LoadD( data , i )   norm) ;
200 }
201 OuterLoopEnd ;
202 }
C.5 lu.h
1 #include " k e rne l . h "
2
3 void LU_copy_matrix ( ) {
4 double   A = (double   )Load_AUX_PTR2(1 , 0 , 0) ;
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5 double    lu = (double   )Load_AUX_PTR2(2 , 0 , 0) ;
6
7 unsigned int i ;
8 unsigned int j ;
9 double data ;
10
11 OuterLoop (0 , Lower_IPC , Upper_IPC , i ) ;
12 for ( i=Lower_IPC ; i<Upper_IPC ; i++) {
13 InnerLoop (0 , _i_SizeBeginPrimary , _i_SizeEndPrimary , i ) ;
14 for ( j=_i_SizeBeginPrimary ; j<_i_SizeEndPrimary ; j++) {
15 Store_DDA( lu , i , j , Load_DDA(A, i , j ) ) ;
16 }
17 InnerLoopEnd ;
18 }
19 OuterLoopEnd ;
20 }
21
22
23 int LU_factor ( ) {
24 double   A = (double   )Load_AUX_PTR2(1 , 0 , 0) ;
25 p r i n t f ( " ok\n" ) ;
26 int   pivot = ( int  )Load_AUX_PTR(3 , 0) ;
27
28 unsigned int minMN; // = M < N ? M : N;
29 unsigned int j = 0 ;
30
31 double  Ai i ;
32 double  Aj ;
33 double AiiJ ;
34
35 double ab ;
36
37 int j j ;
38 double recp ;
39 double t ;
40
41 unsigned int i ;
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42 unsigned int jp ;
43 unsigned int k ;
44
45 unsigned int i i ;
46
47 OuterLoop (0 , Lower_IPC , Upper_IPC , j ) ;
48 for ( j=Lower_IPC ; j<Upper_IPC ; j++) {
49
50 /  f i n d p i v o t in column j and t e s t f o r s i n g u l a r i t y .  /
51 jp=j ;
52 t = fabs (Load_AUX2(1 , j , j ) ) ;
53
54 InnerLoop (0 , j +1, _i_SizeEndPrimary , i ) ;
55 for ( i=j +1; i<_i_SizeEndPrimary ; i++) {
56 ab = fabs (Load_AUX2(1 , i , j ) ) ;
57
58 i f ( ab > t ) {
59 jp = i ;
60 t = ab ;
61 }
62 }
63 InnerLoopEnd ;
64
65 Sto r e I ( pivot , j , jp ) ;
66
67 i f ( jp != j ) {
68 /  swap rows j and jp  /
69 double  tA = Load_AUX_PTR2(1 , j , 0) ; //A
70 Store_DDA(A, j , 0 , Load_DDA(A, jp , 0) ) ;
71 Store_DDA(A, jp , 0 , tA [ 0 ] ) ;
72 }
73
74 i f ( j<_i_SizeEndPrimary≠1) { /  compute
e lements j +1:M of j t h column  /
75 /  note A( j , j ) , was A( jp , p ) p r e v i o u s l y which was  /
76 /  guarranteed not to be zero ( Labe l #1)  /
77
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78 recp = 1 .0 / Load_DDA(A, j , j ) ;
79
80
81 InnerLoop (1 , j +1, _i_SizeEndPrimary , k ) ;
82 for ( k=j +1; k<_i_SizeEndPrimary ; k++) {
83 Store_DDA(A, k , j , Load_DDA(A, j , j )   recp ) ;
84 }
85 InnerLoopEnd ;
86
87 }
88
89
90 i f ( j < minMN≠1) {
91 /  rank≠1 update to t r a i l i n g submatr ix : E = E ≠ x 
y ;  /
92 /  E i s the reg ion A( j +1:M, j +1:N)  /
93 /  x i s the column vec to r A( j +1:M, j )  /
94 /  y i s row vec t o r A( j , j +1:N)  /
95
96 InnerLoop (3 , j +1, _i_SizeEndPrimary , i i ) ;
97 for ( i i=j +1; i i <_i_SizeEndPrimary ; i i ++) {
98 Ai i = Load_AUX_PTR(1 , i i ) ; // Load_DPTR( i i ) ; //A
99 Aj = Load_AUX_PTR(1 , j ) ; //Load_DPTR( j ) ; //A
100 Ai iJ = LoadD( Aii , j ) ;
101
102 InnerLoop (4 , j +1, _i_SizeEndSecondary , i i ) ;
103 for ( j j=j +1; j j <_i_SizeEndSecondary ; j j++) {
104 StoreD ( Aii , j j , LoadD( Aii , j j ) ≠ AiiJ   LoadD(Aj , j j ) )
;
105 }
106 InnerLoopEnd ;
107
108 }
109 InnerLoopEnd ;
110 }
111 }
112 OuterLoopEnd ;
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113
114 return 0 ;
115 }
C.6 sor.h
1 #include " k e rne l . h "
2
3 void SOR_execute ( ) {
4 unsigned int M_size_start = _i_SizeBeginPrimary ;
5 unsigned int M_size_end = _i_SizeEndPrimary ;
6
7
8 unsigned int N_size_start = _i_SizeBeginSecondary ;
9 unsigned int N_size_end = _i_SizeEndSecondary ;
10
11 i f ( N_size_start==0) {
12 N_size_start++;
13 }
14
15 i f (M_size_start==0) {
16 M_size_start++;
17 }
18
19 double omega = 1 . 2 5 ;
20
21 double omega_over_four = omega   0 . 2 5 ;
22 double one_minus_omega = 1 .0 ≠ omega ;
23
24 unsigned int p ;
25 unsigned int i ;
26 unsigned int j ;
27
28 double  Gi ;
29 double  Gim1 ;
30 double  Gip1 ;
371
31
32
33 OuterLoop (0 , Lower_IPC , Upper_IPC , p) ;
34 for (p=Lower_IPC ; p<Upper_IPC ; p++) {
35
36 InnerLoop (0 , M_size_start , M_size_end , i ) ;
37 for ( i=M_size_start ; i<M_size_end ; i++) {
38
39 Gi = Load_DPTR( i ) ;
40 Gim1 = Load_DPTR( i ≠1) ;
41 Gip1 = Load_DPTR( i +1) ;
42
43 InnerLoop (1 , N_size_start , N_size_end , j ) ;
44 for ( j=N_size_start ; j<N_size_end ; j++) {
45 StoreD (Gi , j , omega_over_four   (LoadD(Gim1 , j ) +
46 LoadD(Gip1 , j ) +
47 LoadD(Gi , j≠1) +
48 LoadD(Gi , j +1)
49 +
50 one_minus_omega  
51 LoadD(Gi , j ) ) ) ;
52 }
53 InnerLoopEnd ;
54
55 }
56 InnerLoopEnd ;
57
58 }
59 OuterLoopEnd ;
60 }
C.7 sparse.h
1 #include " k e rne l . h "
2
3 /  mu l t i p l e i t e r a t i o n s used to make ke rne l have rough ly
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4 same g r anu l a i r t y as o ther Scimark k e rn e l s .  /
5 //
6 // doub le SparseCompRow_num_flops ( i n t N, i n t nz , i n t
num_iterations )
7 //{
8 // /  Note t ha t i f nz does not d i v i d e N evenly , then the
9 // ac t ua l number o f nonzeros used i s ad ju s t ed s l i g h t l y .
10 //  /
11 // i n t actual_nz = ( nz/N)   N;
12 // re turn (( doub le ) actual_nz )   2.0   ( ( doub le )
num_iterations ) ;
13 //}
14
15
16 /  computes a matrix≠vec t o r mu l t i p l y wi th a sparse matrix
17 he ld in compress≠row format . I f the s i z e o f the matrix
18 in MxN with nz nonzeros , then the va l [ ] i s the nz nonzeros ,
19 with i t s i t h entry in column co l [ i ] . The i n t e g e r v ec t o r row
[ ]
20 i s o f s i z e M+1 and row [ i ] po in t s to the beg in ing o f the
21 i t h row in co l [ ] .
22  /
23
24 void SparseCompRow_matmult ( ) {
25 unsigned int p ;
26 unsigned int r ;
27 unsigned int i ;
28
29 double sum ;
30
31
32 // doub le   va l ; //AUX1
33 // i n t  row ; //AUX2
34 // i n t   co l ; //AUX3
35
36 double  y = DATA_PTR_SECONDARY(___CACHE_DOUBLE, 0) ; //OUTPUT
37
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38 double  x = DATA_PTR_PRIMARY(___CACHE_DOUBLE, 0) ; //INPUT
39
40 unsigned int rowR ;
41 unsigned int rowRp1 ;
42
43 OuterLoop (0 , Lower_IPC , Upper_IPC , p) ;
44 for (p=Lower_IPC ; p<Upper_IPC ; p++) {
45
46 InnerLoop (0 , _i_SizeBeginPrimary , _i_SizeEndPrimary , r ) ;
47 for ( r=_i_SizeBeginPrimary ; r<_i_SizeEndPrimary ; r++) {
48 sum = 0 . 0 ;
49
50 rowR = Load_AUX(2 , r ) ;
51 rowRp1 = Load_AUX(2 , r+1) ;
52
53 InnerLoop (1 , rowR , rowRp1 , i ) ;
54 for ( i=rowR ; i<rowRp1 ; i++) {
55 sum = sum + LoadD(x , Load_AUX(3 , i ) )   Load_AUX(1 , i ) ;
56 }
57 InnerLoopEnd ;
58
59 StoreD (y , r , sum) ;
60 }
61 InnerLoopEnd ;
62
63 }
64 OuterLoopEnd ;
65 }
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Appendix D
Additional Processor Results
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Figure D.1: CPI results for SPR_SM application with L-API transformations.
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Figure D.2: CPI results for SPR_LG application with L-API transformations.
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Figure D.3: CPI results for SOR_SM application with L-API transformations.
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Figure D.4: CPI results for SOR_LG application with L-API transformations.
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Figure D.5: CPI results for LUCPYMX_SM application with L-API transforma-
tions.
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Figure D.6: CPI results for LUCPYMX_LG application with L-API transforma-
tions.
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Figure D.7: CPI results for ARR_SM application with L-API transformations.
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Figure D.8: CPI results for ARR_MM application with L-API transformations
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Figure D.9: CPI results for ARR_LG application with L-API transformations.
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Figure D.10: CPI results for FFT_SM application with L-API transformations.
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Figure D.11: CPI results for FFT_LG application with L-API transformations.
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Figures D.1, D.2, D.3, D.4, D.5, D.6, D.7, D.8, D.9, D.10 and D.11 shows
the CPI results that are composed from the SPU pipeline components which
are FX2 (EVEN): Logical and integer arithmetic; SHUF (ODD): Shu e,
quad rotate/shift, mask; FX3 (EVEN): Element rotate/shu e; LS (ODD):
Load/store, hint; BR (ODD): Branch; SPR (ODD): Channel and SPR moves;
LNOP (ODD): NOP; NOP (EVEN): NOP; FXB (EVEN): Special byte ops;
FP6 (EVEN): SP floating point; FP7 (EVEN): Integer mult, float conversion
and FPD (EVEN): DP floating point, see Section 4.5.2.
The SPE’s architecture is designed for fast vector processing and does
not particularly accelerate traditional code streams such as branching and
if-statements. There are distinct architectural di erences between PPE and
SPE such as no caches or virtual memory, no scalar unit (every SPU operating
on 128-bit vectors) and two distinct pipelines on the SPE (see Chapter 4)
correspond to instructions with mathematical operations to utilise the even
pipeline and the remaining instruction types operate on the odd pipeline.
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Figure D.12: SPR_SM Instructions Usage Percentage per SPE pipeline unit.
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Figure D.13: SPR_LG Instructions Usage Percentage per SPE pipeline unit.
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Figure D.14: SOR_SM Instructions Usage Percentage per SPE pipeline unit.
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Figure D.15: SOR_LG Instructions Usage Percentage per SPE pipeline unit.
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Figure D.16: LUCPYMX_SM Instructions Usage Percentage per SPE pipeline
unit.
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Figure D.17: LUCPYMX_SM Instructions Usage Percentage per SPE pipeline
unit.
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Figure D.18: FFT_SM Instructions Usage Percentage per SPE pipeline unit.
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Figure D.19: FFT_LG Instructions Usage Percentage per SPE pipeline unit.
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Figure D.20: ARR_SM Instructions Usage Percentage per SPE pipeline unit.
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Figure D.21: ARR_MM Instructions Usage Percentage per SPE pipeline unit.
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Figure D.22: ARR_LG Instructions Usage Percentage per SPE pipeline unit.
391
The results shown in the above figures show the impact of the SPE L-API
kernels on the SPUs pipeline. Both branching and load-store functional units
consume a large number of executed instructions which equate for a greater
percentage of CPU usage that simultaneously resulted in abundant use of
if-statements. No branching optimisation was applied throughout the frame-
work. A performance issue caused by an increase of load-store instructions
would infer the LS being accessed by both SPUs and PPU (external access).
By allowing external SPU and PPU access would result commands to exe-
cute in specific order. Moreover, each SPU does guarantee in-order program
order but with a distributed memory access results in a weakly consistent
paradigm. This weakly consistent is prevalent as the L-API forces datum
checking (load and store constructs) on external SPUs. Hence, the increased
use of the LS functional unit on all SPUs.
The remaining functional units seem to be under-utilised or not required
for the complete execution for each application. Comparing Figure D.12 and
D.13 show a similar trend whereby, FX2 and BR functional units are rela-
tively similar in execution percentage but interestingly, a higher consumption
of SPR (channel operations for data moving to or from) instructions for SPE
5 (SPR_LG). An indicator for increased execution time is due to SPEs waiting
for datum to consume or submit.
Results from Figure D.14 and D.15 highlight a significant di erence such
that, BR and SPR functional units exhibit a very high usage however, increas-
ing the input dataset show a similar pattern with an increased instruction
set usage from FX2 and SHUF units. Again, the odd-pipeline is significantly
in demand from the L-API kernel. Figure D.16, D.17, D.18, D.19, D.20,
D.21 and D.22 show a similar outcome with LS, BR and SPR units on the
odd-pipeline utilised more aggressively than the even-pipeline.
CPI figure that are shown at the start of this appendix encapsulates the
complete instruction class timings from the results shown in pipeline figures
(see above) and present an overall performance result. Applications with
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a reduced input dataset have significant overheads that a ect the overall
performance. Whilst increasing the dataset, the performance is somewhat
equal to a lower input dataset with a similar overhead. The results also
show, increasing the dataset, the overall overhead is similar or lower than a
lower input dataset.
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Appendix E
Single SPE Processor Results
without L-API
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Figure E.1: Single SPE Results for all applications without L-API transfor-
mations.
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Figure E.1 illustrates the results for single SPE execution without L-
API transformations. Each bar in the above figure includes the complete
execution time by an SPE per application.
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